

M62334P/FP, M62339P/FP

8-bit 4ch I²C BUS D/A Converter with Buffer Amplifiers

REJ03D0866-0400 Rev.4.00 Mar 25, 2008

Description

The M62334/M62339 is an integrated circuit semiconductor of CMOS structure with 4 channels of built in D/A converters with output buffer operational amplifiers.

The input is 2-wires serial method is used for the transfer format of digital data to allow connection with a microcomputer with minimum wiring.

The output buffer operational amplifier employs AB class output circuit with sync and source drive capacity of 1.0 mA or more, and it operates in the whole voltage range from $V_{\rm CC}$ to ground.

The M62334 and the M62339 differ only in their slave address.

Features


- Digital data transfer format: I²C BUS serial data method
- $\hbox{ Output buffer operational amplifier} \\ \hbox{ It operates in the whole range from V_{CC} to ground.}$
- High output current drive capacity: 1.0 mA over

Application


Conversion from digital data to analog control data for home-use and industrial equipment.

Signal gain control or automatic adjustment of display-monitor or CTV.

Block Diagram



Pin Arrangement



Pin Description

Pin No.	Pin Name	Function
6	SDA	Serial data input terminal
7	SCL	Serial clock input terminal
1	A _{O1}	8-bit resolution D/A converter output terminal
2	A _{O2}	
3	A _{O3}	
4	A _{O4}	
8	V _{CC}	Power supply terminal
5	GND	GND terminal

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage	V _{CC}	-0.3 to +7.0	V
Input voltage	Vin	-0.3 to V _{CC} + 0.3	V
Output voltage	Vo	-0.3 to V _{CC} + 0.3	V
Power dissipation	Pd	417 (P) / 272 (FP)	mW
Operating temperature	Topr	-20 to +85	°C
Storage temperature	Tstg	-40 to +125	°C

Electrical Characteristics

(V_{CC} = +5 V \pm 10%, GND = 0 V, Ta = -20 to +85°C unless otherwise noted)


		Limits				
Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Supply voltage	Vcc	2.7	5.0	5.5	V	
Supply current	Icc	0	1.4	3.0	mA	CLK = 500 kHz operation, $I_{AO} = 0 \mu A$ Data: 6Ah (at maximum current)
		0	0.9	2.0	mA	SDA = SCL = GND, $I_{AO} = 0 \mu A$
Output low voltage (SDA)	V _{OL}	_	_	0.4	V	Isink = 3 mA
Input leak current	I _{ILK}	-10	_	10	μΑ	V _{IN} = 0 to V _{CC}
Input low voltage	V_{IL}	0	_	0.2 V _{CC}	V	
Input high voltage	V _{IH}	0.8 V _{CC}	_	V _{CC}	V	
Buffer amplifier output	V _{AO}	0.1	1	V _{CC} - 0.1	V	$I_{AO} = \pm 100 \mu A$
voltage range		0.2		V _{CC} - 0.2	V	$I_{AO} = \pm 500 \mu A$
Buffer amplifier output	I _{AO}	-1.0	_	1.0	mA	Upper side saturation voltage = 0.3 V
drive range						Lower side saturation voltage = 0.2 V
Differential nonlinearity	S _{DL}	-1.0	_	1.0	LSB	V _{CC} = 5.12 V (20 mV/LSB)
Nonlinearity	S _L	-1.5	_	1.5	LSB	without load $(I_{AO} = 0)$
Zero code error	S _{ZERO}	-2.0	_	2.0	LSB	
Full scale error	S _{FULL}	-2.0	_	2.0	LSB	
Output capacitate load	Co			0.1	μF	
Buffer amplifier output impedance	Ro	_	5.0	_	Ω	

I²C BUS Line Characteristics

Item	Symbol	Min.	Max.	Unit
SCL clock frequency	f _{SCL}	0	100	kHz
Time the bus must be free before a new transmission can start	t _{BUF}	4.7	_	μS
Hold time START condition	t _{HD:STA}	4.0	_	μS
(After this period, the first clock pulse is generated)				
Low period of the clock	t _{LOW}	4.7	_	μS
High period of the clock	t _{HIGH}	4.0	_	μS
Set-up time for START condition	t _{SU:STA}	4.7	_	μS
(Only relevant for a repeated START condition)				
Hold time DATA	t _{HD:DAT}	0	_	μS
Set-up time DATA	t _{SU:DAT}	250	_	ns
Rise time of both SDA and SCL lines	t _R	_	1000	ns
Fall time of both SDA and SCL lines	t _F	_	300	ns
Set-up time for STOP condition	t _{su:sto}	4.0	_	μS

Note: Transmitter must internally provide at least a hold time to bridge the undefined region (300 ns Max) of the falling edge of SCL.

Timing Chart




I²C BUS Format


STA Slave address W A Sub address A DAC data	Α	STP
--	---	-----

Note: STA: start condition, A: affirmation bit, W: write (SDA = Low), STP: stop condition

• Slave address




• Sub address



Channel select data


S1	S0	Channel Selection			
0	0	ch1 selection			
0	1	ch2 selection			
1	0	ch3 selection			
1	1	ch4 selection			

• DAC data



D7	D6	D5	D4	D3	D2	D1	D0	DAC output
0	0	0	0	0	0	0	0	V _{CC} / 256 × 1
0	0	0	0	0	0	0	1	V _{CC} / 256 × 2
0	0	0	0	0	0	1	0	V _{CC} / 256 × 3
0	0	0	0	0	0	1	1	V _{CC} / 256 × 4
:	:	:	:	:	:	:	:	:
1	1	1	1	1	1	1	0	V _{CC} / 256 × 255
1	1	1	1	1	1	1	1	Vcc


Timing Chart (Model)



Start condition With SCL at High, SDA line goes from High to Low
 Stop condition With SCL at High, SDA line goes from Low to High (Under normal circumstance, SDA is changed when SCL is Low)

• Acknowledge bit The receiving IC has to pull down SDA line whenever receive slave data. (The transmitting IC releases the SDA line just then transmit 8-bit data.)


Digital Data Formats




Precaution For use


- Supply voltage terminal (V_{CC}) is also used for D/A converter upper reference voltage setting. If ripple or spike is
 input this terminal, accuracy of D/A conversion is down. So, when use this device, please connect capacitor among
 V_{CC} to GND for stable D/A conversion.
- This IC's output amplifier has an advantage to capacitive load. So it's no problem at device action when connect capacitor (0.1 μF Max) among output to GND for every noise eliminate.
- Purchase of Renesas's I²C components conveys a license under the Philips I²C Patent Rights to use these components an I²C system, provided that the system conforms to I²C Standard Specification as defined by Philips.


Application Example



Package Dimensions







Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

 Notes:

 1. This document is provided for reference purposes only so that Penesas customers may select the appropriate Renesas products for their use. Renesas neither makes in the selection of the provided for reference purposes only so that Penesas customers may select the appropriate Renesas products for their use. Renesas neither makes are all the secondary of the products of the secondary of the products of the secondary of the secondary



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510