M27512

## NMOS 512 Kbit (64Kb x 8) UV EPROM

■ FAST ACCESS TIME: 200ns

- EXTENDED TEMPERATURE RANGE

■ SINGLE 5V SUPPLY VOLTAGE
■ LOW STANDBY CURRENT: 40mA max

- TTL COMPATIBLE DURING READ and PROGRAM

■ FAST PROGRAMMING ALGORITHM
■ ELECTRONIC SIGNATURE
■ PROGRAMMING VOLTAGE: 12V

## DESCRIPTION

The M27512 is a 524,288 bit UV erasable and electrically programmable memory EPROM. It is organized as 65,536 words by 8 bits.
The M27512 is housed in a 28 Pin Window Ceramic Frit-Seal Dual-in-Line package. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.


Figure 1. Logic Diagram


Table 2. Absolute Maximum Ratings

| Symbol | Parameter | Value | Unit |  |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Operating Temperature | Grade 1 <br> Grade 6 | 0 to 70 <br> -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {BIAS }}$ | Temperature Under Bias | Grade 1 <br> Grade 6 | -10 to 80 <br> -50 to 95 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 to 125 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{10}$ | Input or Output Voltages | -0.6 to 6.5 | V |  |
| $\mathrm{~V}_{\mathrm{CC}}$ | Supply Voltage | -0.6 to 6.5 | V |  |
| $\mathrm{~V}_{\text {A9 }}$ | A9 Voltage | -0.6 to 13.5 | V |  |
| $\mathrm{~V}_{\text {PP }}$ | Program Supply | -0.6 to 14 | V |  |

Note: Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality document.

Figure 2. DIP Pin Connections

| A15 1 | $\bigcirc 28 \mathrm{~V} \mathrm{VCC}$ |
| :---: | :---: |
| A12 2 | 27 A14 |
| A7 3 | 26 A13 |
| A6 4 | 25 A8 |
| A5 5 | 24 A9 |
| A4 6 | 23 A11 |
| A3 7 | M27512 $22 \mathrm{G} \overline{\mathrm{G}} \mathrm{V}_{\mathrm{PP}}$ |
| A2 8 | M2712 21 A10 |
| A1 9 | 20 E |
| A0 [ 10 | 19 Q7 |
| Q0 [11 | 18 Q6 |
| Q1 12 | 17 Q5 |
| Q2 [13 | 16 Q4 |
| VSS 14 | 15 Q3 |
| A100766 |  |

## DEVICE OPERATION

The six modes of operations of the M27512 are listed in the Operating Modes table. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for $\bar{G} V_{P P}$ and 12V on A9 for Electronic Signature.

## Read Mode

The M27512 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable $(\overline{\mathrm{E}})$ is the power control and should be used for device selection. Output Enable $(\overline{\mathrm{G}})$ is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, address access time (tavQv) is equal to the delay from $\bar{E}$ to output (telov). Data is available at the outputs after delay of tglQv from the falling edge of $\bar{G}$, assuming that $\bar{E}$ has been low and the addresses have been stable for at least tavqv-tglqv.

## Standby Mode

The M27512 has a standby mode which reduces the maximum active power current from 125 mA to 40 mA . The M27512 is placed in the standby mode by applying a TTL high signal to the $\bar{E}$ input. When in the standby mode, the outputs are in a high impedance state, independent of the $\overline{\mathrm{G}} \mathrm{V}_{\mathrm{PP}}$ input.

## Two Line Output Control

Because EPROMs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows :
a. the lowest possible memory power dissipation,
b. complete assurance that output bus contention will not occur.

## DEVICE OPERATION (cont'd)

For the most efficient use of these two control lines, $\bar{E}$ should be decoded and used as the primary device selecting function, while $\bar{G} V_{\text {PP }}$ should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

## System Considerations

The power switching characteristics of fast EPROMs require careful decoupling of the devices.
The supply current, Icc, has three segments that are of interest to the system designer : the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of $\bar{E}$. The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommenced that a $1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between Vcc and $\mathrm{V}_{\text {SS }}$. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitor should be used between Vcc and Vss for every eight devices. The
bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

## Programming

When delivered, and after each erasure, all bits of the M27512 are in the " 1 " state. Data is introduced by selectively programming "Os" into the desired bit locations. Although only " $0 s$ " will be programmed, both " 1 s " and "0s" can be present in the data word. The only way to change a " 0 " to a " 1 " is by ultraviolet light erasure. The M27512 is in the programming mode when $\overline{\mathrm{G}} \mathrm{V}_{\text {PP }}$ input is at 12.5 V and $\overline{\mathrm{E}}$ is at TTL-low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. The M27512 can use PRESTO Programming Algorithm that drastically reduces the programming time (typically less than 50 seconds). Nevertheless to achieve compatibility with all programming equipment, the standard Fast Programming Algorithm may also be used.

## Fast Programming Algorithm

Fast Programming Algorithm rapidly programs M27512 EPROMs using an efficient and reliable method suited to the production programming environment. Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed. A flowchart of the M27512 Fast Programming Algorithm is shown in Figure 8.

Table 3. Operating Modes

| Mode | $\overline{\mathrm{E}}$ | $\overline{\mathbf{G}} \mathbf{V}_{\mathbf{P P}}$ | A9 | Q0- Q7 |
| :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | X | Data Out |
| Output Disable | VIL | $\mathrm{V}_{\text {IH }}$ | X | Hi-Z |
| Program | VIL Pulse | $V_{P P}$ | X | Data In |
| Verify | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\text {IL }}$ | X | Data Out |
| Program Inhibit | $\mathrm{V}_{\mathrm{IH}}$ | VPP | X | Hi-Z |
| Standby | $\mathrm{V}_{\mathrm{IH}}$ | X | X | $\mathrm{Hi}-\mathrm{Z}$ |
| Electronic Signature | VIL | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {ID }}$ | Codes |

Note: $\mathrm{X}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{ID}}=12 \mathrm{~V} \pm 0.5 \%$.

Table 4. Electronic Signature

| Identifier | A0 | Q7 | Q6 | Q5 | Q4 | Q3 | Q2 | Q1 | Q0 | Hex Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer's Code | $\mathrm{V}_{\mathrm{IL}}$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 h |
| Device Code | $\mathrm{V}_{\mathrm{IH}}$ | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 Dh |

AC MEASUREMENT CONDITIONS

| Input Rise and Fall Times | $\leq 20 \mathrm{~ns}$ |
| :--- | :--- |
| Input Pulse Voltages | 0.45 V to 2.4 V |
| Input and Output Timing Ref. Voltages | 0.8 V to 2.0 V |

Figure 4. AC Testing Load Circuit


Table 5. Capacitance ${ }^{(1)}\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Symbol | Parameter | Test Condition | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{N}}=0 \mathrm{~V}$ |  | 6 | pF |
| Cout $^{\text {Output Capacitance }}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 12 | pF |  |

Note: 1. Sampled only, not $100 \%$ tested.

Figure 5. Read Mode AC Waveforms


Table 6. Read Mode DC Characteristics ${ }^{(1)}$
( $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ or -40 to $85^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ or $5 \mathrm{~V} \pm 10 \%$; $\mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{CC}}$ )

| Symbol | Parameter | Test Condition | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current | $0 \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | $\pm 10$ | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current | $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ |  | $\pm 10$ | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{G}}=\mathrm{V}_{\mathrm{IL}}$ |  | 125 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current (Standby) | $\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IH}}$ |  | 40 | mA |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage |  | -0.1 | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage |  | 2 | $\mathrm{~V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |  | 0.45 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  | V |

Note: 1. VCc must be applied simultaneously with or before $\mathrm{V}_{\mathrm{PP}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{PP}}$.

Table 7. Read Mode AC Characteristics ${ }^{(1)}$
( $\mathrm{T}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ or -40 to $85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ or $5 \mathrm{~V} \pm 10 \%$; $\mathrm{VPP}=\mathrm{V}_{\mathrm{CC}}$ )

| Symbol | Alt | Parameter | Test Condition | M27512 |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | -2, -20 |  | blank, -25 |  | -3 |  |  |
|  |  |  |  | Min | Max | Min | Max | Min | Max |  |
| tavav | $\mathrm{tacc}^{\text {che }}$ | Address Valid to Output Valid | $\begin{aligned} & \overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IL}}, \\ & \overline{\mathrm{G}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ |  | 200 |  | 250 |  | 300 | ns |
| telovv | tce | Chip Enable Low to Output Valid | $\overline{\mathrm{G}}=\mathrm{V}_{\text {IL }}$ |  | 200 |  | 250 |  | 300 | ns |
| tglav | toe | Output Enable Low to Output Valid | $\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IL}}$ |  | 75 |  | 100 |  | 120 | ns |
| tehaz ${ }^{(2)}$ | tDF | Chip Enable High to Output Hi-Z | $\overline{\mathrm{G}}=\mathrm{V}_{\text {IL }}$ | 0 | 55 | 0 | 60 | 0 | 105 | ns |
| tGMQZ ${ }^{(2)}$ | tbF | Output Enable High to Output Hi-Z | $\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IL}}$ | 0 | 55 | 0 | 60 | 0 | 105 | ns |
| $t_{\text {AXQx }}$ | toн | Address Transition to Output Transition | $\begin{aligned} & \overline{\bar{E}}=V_{\mathrm{LL}}, \\ & \overline{\mathrm{G}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 0 |  | 0 |  | 0 |  | ns |

Notes: 1. $\mathrm{V}_{\mathrm{CC}}$ must be applied simultaneously with or before $\mathrm{V}_{\mathrm{PP}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{PP}}$.
2. Sampled only, not $100 \%$ tested.

Table 8. Programming Mode DC Characteristics ${ }^{(1)}$
$\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=6.25 \mathrm{~V} \pm 0.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{PP}}=12.75 \mathrm{~V} \pm 0.25 \mathrm{~V}\right.$ )

| Symbol | Parameter | Test Condition | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{IL}} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IH}}$ |  | $\pm 10$ | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current |  |  | 150 | mA |
| $\mathrm{I}_{\mathrm{PP}}$ | Program Current | $\overline{\mathrm{E}}=\mathrm{V}_{\mathrm{IL}}$ |  | 50 | mA |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage |  | -0.1 | 0.8 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage |  | 2 | $\mathrm{~V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |  | 0.45 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{IOH}=-400 \mu \mathrm{~A}$ | 2.4 |  | V |
| $\mathrm{~V}_{\mathrm{ID}}$ | A9 Voltage |  | 11.5 | 12.5 | V |

Note: 1. $\mathrm{V}_{\mathrm{CC}}$ must be applied simultaneously with or before $\mathrm{V}_{\mathrm{PP}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{PP}}$.

Table 9. MARGIN MODE AC Characteristics ${ }^{(1)}$
( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=6.25 \mathrm{~V} \pm 0.25 \mathrm{~V} ; \mathrm{V}_{\mathrm{PP}}=12.75 \mathrm{~V} \pm 0.25 \mathrm{~V}$ )

| Symbol | Alt | Parameter | Test Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {AghVP }}$ | tas9 | VA9 High to VPP High |  | 2 |  | $\mu \mathrm{s}$ |
| tvphel | tvps | VPP High to Chip Enable Low |  | 2 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {A10HEH }}$ | $t_{\text {AS } 10}$ | VA10 High to Chip Enable High (Set) |  | 1 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {A10LEH }}$ | $t_{\text {AS } 10}$ | VA10 Low to Chip Enable High (Reset) |  | 1 |  | $\mu \mathrm{S}$ |
| texalox | $\mathrm{taH10}$ | Chip Enable Transition to VA10 Transition |  | 1 |  | $\mu \mathrm{S}$ |
| texvPx | tvph | Chip Enable Transition to VPP Transition |  | 2 |  | $\mu \mathrm{s}$ |
| tvpxagx | $\mathrm{t}_{\text {AH9 }}$ | VpP Transition to VA9 Transition |  | 2 |  | $\mu \mathrm{s}$ |

Note: 1. $\mathrm{V}_{\mathrm{Cc}}$ must be applied simultaneously with or before $\mathrm{V}_{\mathrm{PP}}$ and removed simultaneously or after $\mathrm{V}_{\mathrm{Pp}}$.

Table 10. Programming Mode AC Characteristics ${ }^{(1)}$
( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V} \mathrm{CC}=6.25 \mathrm{~V} \pm 0.25 \mathrm{~V} ; \mathrm{VPP}=12.75 \mathrm{~V} \pm 0.25 \mathrm{~V}$ )

| Symbol | Alt | Parameter | Test Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {aVEL }}$ | $t_{\text {AS }}$ | Address Valid to Chip Enable Low |  | 2 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {QVEL }}$ | $t_{\text {DS }}$ | Input Valid to Chip Enable Low |  | 2 |  | $\mu \mathrm{s}$ |
| tvchel | tvcs | Vcc High to Chip Enable Low |  | 2 |  | $\mu \mathrm{s}$ |
| tvphel | toes | VPP High to Chip Enable Low |  | 2 |  | $\mu \mathrm{s}$ |
| tvplvph | tPRT | VPP Rise Time |  | 50 |  | ns |
| teleh | tpw | Chip Enable Program Pulse Width (Initial) | Note 2 | 0.95 | 1.05 | ms |
| teleh | topw | Chip Enable Program Pulse Width (Overprogram) | Note 3 | 2.85 | 78.75 | ms |
| $t_{\text {EHQX }}$ | tDH | Chip Enable High to Input Transition |  | 2 |  | $\mu \mathrm{S}$ |
| $t_{\text {EHVPX }}$ | toen | Chip Enable High to VPP Transition |  | 2 |  | $\mu \mathrm{s}$ |
| tvplel | tvR | VPp Low to Chip Enable Low |  | 2 |  | $\mu \mathrm{s}$ |
| telqv | tov | Chip Enable Low to Output Valid |  |  | 1 | $\mu \mathrm{s}$ |
| $t_{\text {EHQZ }}{ }^{(4)}$ | $t_{\text {DF }}$ | Chip Enable High to Output HiZ |  | 0 | 130 | ns |
| $t_{\text {EHAX }}$ | $\mathrm{t}_{\mathrm{AH}}$ | Chip Enable High to Address Transition |  | 0 |  | n S |

Notes. 1. Vcc must be applied simultaneously with or before VPP and removed simultaneously or after Vpp.
2. The Initial Program Pulse width tolerance is $1 \mathrm{~ms} \pm 5 \%$.
3. The length of the Over-program Pulse varies from 2.85 ms to 78.95 ms , depending on the multiplication value of the iteration counter.
4. Sampled only, not $100 \%$ tested.

Figure 6. MARGIN MODE AC Waveform


Note: A8 High level $=5 \mathrm{~V}$; A9 High level $=12 \mathrm{~V}$.

Figure 7. Programming and Verify Modes AC Waveforms


Figure 8. Fast Programming Flowchart


## DEVICE OPERATION (cont'd)

The Fast Programming Algorithm utilizes two different pulse types : initial and overprogram. The duration of the initial $\bar{E}$ pulse(s) is 1 ms , which will then be followed by a longer overprogram pulse of length 3 ms by n ( n is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular M27512 location), before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the over program pulse is applied.
The entire sequence of program pulses is performed at $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ and $\mathrm{G}_{\mathrm{VP}}=12.5 \mathrm{~V}$ (byte verifications at $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ and $\overline{\mathrm{G}} \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{IL}}$. When the Fast Programming cycle has been completed, all bytes should be compared to the original data with $V_{c c}=5 \mathrm{~V}$.

## PRESTO Programming Algorithm

PRESTO Programming Algorithm allows to program the whole array with a guaranted margin, in a typical time of less than 50 seconds (to be compared with 283 seconds for the Fast algorithm). This can be achieved with the STMicroelectronics M27512 due to several design innovations described in the next paragraph that improves programming efficiency and brings adequate margin

Figure 9. PRESTO Programming Flowchart

for reliability. Before starting the programming the internal MARGIN MODE circuit is set in order to guarantee that each cell is programmed with enough margin.
Then a sequence of $500 \mu \mathrm{~s}$ program pulses are applied to each byte until a correct verify occurs. No overprogram pulses are applied since the verify in MARGIN MODE provides the necessary margin to each programmed cell.

## Program Inhibit

Programming of multiple M27512s in parallel with different data is also easily accomplished. Except for E , all like inputs (including $\mathrm{GV}_{\mathrm{PP}}$ ) of the parallel M27512 may be common. A TTL low level pulse applied to a M27512's E input, with $\mathrm{GV}_{\text {pp }}$ at 12.5 V , will program that M27512. A high level $\overline{\mathrm{E}}$ input inhibits the other M27512s from being programmed.

## Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with $\overline{\mathrm{G}} \mathrm{V}_{\mathrm{pp}}$ and $\bar{E}$ at VIL. Data should be verified tov after the $^{\text {. }}$ falling edge of E .

## Electronic Signature

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ ambient temperature range that is required when programming the M27512. To activate this mode, the programming equipment must force 11.5 V to 12.5 V on address line A9 of the M27512. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from $\mathrm{V}_{\mathrm{IL}}$ to $\mathrm{V}_{\mathrm{HH}}$. All other address lines must be held at $\mathrm{V}_{\text {IL }}$ during Electronic Signature mode, except for A14 and A15 which should be high. Byte $0\left(\mathrm{~A} 0=\mathrm{V}_{\mathrm{IL}}\right)$ represents the manufacturer code and byte $1\left(\mathrm{AO}=\mathrm{V}_{\mathrm{H}}\right)$ the device identifier code.

## ERASURE OPERATION (applies to UV EPROM)

The erasure characteristic of the M27512 is such that erasure begins when the cells are exposed to
light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27512 in about 3 years, while it would take approximately 1 week to cause erasure when expose to direct sunlight. If the M27512 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27512 window to prevent unintentional erasure. The recommended erasure procedure for the M27512 is exposure to short wave ultraviolet light which has wavelength 2537 Å.
The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W -sec $/ \mathrm{cm}^{2}$. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ power rating. The M27512 should be placed within 2.5 cm ( 1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

## ORDERING INFORMATION SCHEME



For a list of available options (Speed, $\mathrm{V}_{\mathrm{Cc}}$ Tolerance, Package, etc) refer to the current Memory Shortform catalogue.
For fur ther inform ation on any aspect of this device, please cont act STMicroelectronics Sales Office nearest to you.

## FDIP28W - 28 pin Ceramic Frit-seal DIP, with window

| Symb | mm |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Typ | Min | Max | Typ | Min | Max |
| A |  |  | 5.71 |  |  | 0.225 |
| A1 |  | 0.50 | 1.78 |  | 0.020 | 0.070 |
| A2 |  | 3.90 | 5.08 |  | 0.154 | 0.200 |
| B |  | 0.40 | 0.55 |  | 0.016 | 0.022 |
| B1 |  | 1.17 | 1.42 |  | 0.046 | 0.056 |
| C |  | 0.22 | 0.31 |  | 0.009 | 0.012 |
| D |  |  | 38.10 |  |  | 1.500 |
| E |  | 15.40 | 15.80 |  | 0.606 | 0.622 |
| E1 |  | 13.05 | 13.36 |  | 0.514 | 0.526 |
| e1 | 2.54 | - | - | 0.100 | - | - |
| e3 | 33.02 | - | - | 1.300 | - | - |
| eA |  | 16.17 | 18.32 |  | 0.637 | 0.721 |
| L |  | 3.18 | 4.10 |  | 0.125 | 0.161 |
| S |  | 1.52 | 2.49 |  | 0.060 | 0.098 |
| $\varnothing$ | 7.11 | - | - | 0.280 | - | - |
| $\alpha$ |  | $4^{\circ}$ | $15^{\circ}$ |  | $4^{\circ}$ | $15^{\circ}$ |
| N |  | 8 |  |  | 28 |  |



Drawing is not to scale
$10 / 11$
$\sqrt{71}$

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics
All other names are the property of their respective owners
© 2000 STMicroelectronics - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.
www.st.com

