

MK48T02 MK48T12

S G S-THOMSON

CMOS 2K x 8 TIMEKEEPER SRAM

- INTEGRATED ULTRA LOW POWER SRAM, REAL TIME CLOCK, CRYSTAL, POWER-FAIL CONTROL CIRCUIT AND BATTERY.
- BYTEWIDE RAM-LIKE CLOCK ACCESS.
- BCD CODED YEAR, MONTH, DAY, DATE, HOURS, MINUTES AND SECONDS.
- SOFTWARE CONTROLLED CLOCK CALIBRA-TION FOR HIGH ACCURACY APPLICATIONS.
- PREDICTED WORST CASE BATTERY STOR-AGE LIFE OF 11 YEARS @ 70°C.
- PIN AND FUNCTION COMPATIBLE WITH JEDEC STANDARD 2K x 8 SRAMS.
- AUTOMATIC POWER-FAIL CHIP DESE-LECT/WRITE PROTECTION.
- TWO POWER-FAIL DESELECT TRIP POINTS AVAILABLE :
 - MK48T02 4.75V ≥ V_{PFD} ≥ 4.50V
 - $-MK48T124.50V \ge V_{PFD} \ge 4.20V$

DESCRIPTION

The MK48T02/12 TIMEKEEPER™ RAM combines a 2K x 8 full CMOS SRAM, a BYTEWIDE™ accessible real time clock, a crystal and a long life lithium carbon mono-fluoride battery, all in a single plastic DIP package. The MK48T02/12 is a non-volatile pin and function equivalent to any JEDEC standard 2K x 8 SRAM, such as the 6116 or 5517. It also easily fits into many EPROM AND EEPROM sockets, providing the non-volatility of the PROMs without any requirement for special write timing, or limitations on the number of writes that can be performed.

Access to the clock is as simple as conventional BYTEWIDE RAM access because the RAM and the Clock are combined on the same die. As Figure 2 indicates, the TIMEKEEPER registers are located in the upper eight locations of the RAM. The registers contain, beginning at the top: year, month, date, day, hours, minutes, and seconds data in 24 Hour BCD format. Corrections for 28, 29 (Leap Year), 30 and 31 day months are made automatically. The eight location is a Control register. These registers are not the actual clock counters; they are Bi-PORTTM read/write Static RAM memory locations. The MK48T02/12 includes a clock control circuit that, once every second, transfers the counters into the BiPORT RAM.





Figure 1. Pin Connection



PIN NAMES


A0-A10	Address Inputs
Ē	Chip Enable
GND	Ground
Vcc	5 Volts
W	Write Enable
G	Output Enable
DQ0 - DQ7	Data Inputs/Outputs

February 1992

1/14

52E D == 7929237 0038505 686 == SGTH

Figure 2. Block Diagram



DESCRIPTION (Continued)

Because the Clock Registers are constructed using BiPORT memory cells, access to the rest of the RAM proceeds unhindered by updates to the TIMEKEEPER registers, even if the TIMEKEEPER registers are being updated at the very moment another location in the memory array is accessed.

The MK48T02/12 also has its own Power-fail detect circuit. The circuit deselects the device whenever Vcc is out of range, providing a high degree of data security in the midst of unpredictable system operations brought on by low Vcc.

TRUTH TABLE

Vcc	Ē	G	w	Mode	DQ
<vcc(max) >Vcc(min)</vcc(max) 	VIH VIL VIL VIL	X X V _{IL} VIH	X VIL VIH VIH	Deselect Write Read Read	High-Z D _{IN} D _{OUT} High-Z
<v<sub>PFD(min) >V_{SO}</v<sub>	×	x	x	Power-Fail Deselect	High-Z
≤V _{SO}	×	х	х	Battery Back-up	High-Z

7929237 0038506 512 **■**SGTH 52E D **ABSOLUTE MAXIMUM RATINGS**

T-46-23-12

Symbol	Parameter	Value	Unit
Vi	Voltage On Any Pin Relative to Ground	-0.3 to +7.0	V
T _A	Ambient Operating Temperature	0 to +70	°C
T _{STG}	Ambient Storage (V _{CC} Off, Oscillator Off) Temperature	-40 to +85	°C
P _D	Total Device Power Dissipation	1	w
lout	Output Current Per Pin	20	mA

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum ratings conditions for extended periods of time may affect reliability.

CAUTION:Negative undershoots below -0.3 volts are not allowed on any pin while in Battery Back-up mode.

RECOMMENDED DC OPERATING CONDITIONS

 $(0^{\circ}C \leq T_A \leq 70^{\circ}C)$

Symbol	Parameter	Min.	Max.	Unit	Notes
Vcc	Supply Voltage (MK48T02)	4.75	5.5	٧	1
Vcc	Supply Voltage (MK48T12)	4.5	5.5	٧	1
GND	Ground	0	0	٧	1
V _{IH}	Logic "1" Voltage All Inputs	2.2	V _{CC} + 0.3V	٧	1
VIL	Logic "0" Voltage All Inputs	-0.3	0.8	V	1, 2

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \le T_A \le 70^{\circ}C; V_{CC max} \ge V_{CC} \ge V_{CC min})$


Symbol	Parameter	Min.	Max.	Unit	Note
I _{CC1}	Average V _{CC} Power Supply Current		80	mA	3
Icc2	TTL Standby Current (E = V _{IH})		5	mA	4
Іссз	CMOS Standby Current (E ≥ V _{CC} –0.2V)		3	mA	4
I _{IL}	Input Leakage Current (Any Input)	-1	1	μА	5
loL	Output Leakage Current	- 5	5	μA	5
VoH	Output Logic "1" Voltage (I _{OUT} = -1.0mA)	2.4		٧	
V _{OL}	Output Logic "0" Voltage (I _{OUT} = 2.1mA)		0.4	٧	

52E D 7929237 0038507 459 56TH

AC TEST CONDITIONS

Input Levels	0.6V to 2.4V
Transition Times	5ns
Input and Output Timing Reference Levels	0.8V or 2.2V

EQUIVALENT OUTPUT LOAD DIAGRAM



CAPACITANCE

 $(T_A = 25^{\circ}C)$

Symbol	Parameter	Max.	Notes
Ci	Capacitance on all pins (except D/Q)	7 pF	6
C _{D/Q}	Capacitance on D/Q pins	10 pF	6, 7

Notes:

- 1. All voltages referenced to GND.
- 2. Negative spikes of -1.0 volt allowed for up to 10ns once per cycle.
- 3. Icc1 measured with outputs open.
- 4. Measured with Control Bits set as follows: R = 1; W, ST, KS, FT = 0.
- 5. Measured with $V_{CC} \ge V_1 \ge GND$ and outputs deselected.
- 6. Effective capacitance calculated from the equation $C = I \Delta t / \Delta V$ with $\Delta V = 3$ volts and power supply at 5.0V.
- 7. Measured with outputs deselected.

52E D

7929237 0038508 395 MSGTH


T-46-23-12

OPERATION READ MODE

The MK48T02/12 is in the Read Mode whenever W (Write Enable) is high and E (Chip Enable) is low. The device architecture allows ripple-through access (changing Addresses without removing Chip Enable) to any of the 2048 address locations in the static storage array. Valid data will be available at the Data I/O pins within tax after the last address input signal is stable, providing that the E and G access times are satisfied.

If \overline{E} or \overline{G} access times are not yet met, valid data will be available at the latter of Chip Enable Access Time (toea) or at Output Enable Access Time (toea). The state of the eight three-state Data I/O signals is controlled by \overline{E} and \overline{G} . If the Outputs are activated before tax, the data lines will be driven to an indeterminate state until tax. If the Address Inputs are changed while \overline{E} and \overline{G} remain low, output data will remain valid for Output Data Hold Time (toh) but will go indeterminant until the next tax.

Figure 3. Read-Read-Write Timing



AC ELECTRICAL CHARACTERISTICS (Read Cycle Timing) (0°C≤Ta ≤ 70°C; Vcc max≥Vcc ≥ Vcc min)

48T02-12 48Tx2-15 48Tx2-20 48Tx2-25 **Symbol Parameter** Unit Note Min. Max. Min. Max. Min. Max. Min. Max. Read Cycle Time 120 150 200 250 ns Address Access Time 120 150 200 250 1 ns **ÎCEA** Chip Enable Access Time 120 150 200 250 1 ns Output Enable Access Time 75 75 80 90 1 ns Chip Enable Hi to High-Z **t**cez 30 35 40 50 ns

30

35

15

40

15

50

ns

Note: Measured using the Output Load Diagram shown Page 4.

Output Enable Hi to High-Z

Valid Data Out Hold Time

SGS-THOMSON

5/14

1027

52E D

7929237 0038509 221 mm SGTH


WRITE MODE

The MK48T02/12 is in Write Mode whenever the \overline{W} and \overline{E} inputs are held low. The start of a Write is referenced to the latter occurring falling edge of either \overline{W} or \overline{E} . A Write is terminated by the earlier rising edge of \overline{W} or \overline{E} . The addresses must be held valid throughout the cycle. \overline{W} or \overline{E} must return high for a minimum of twa prior to the initiation of another Read or Write Cycle. Data-in must be valid for top prior to the End of Write and remain valid for top afterwards.

Some processors thrash producing spurious Write Cycles during power-up, despite application of a power-on reset. Users should force \overline{W} or \overline{E} high during power-up to protect memory after V_{CC} reaches V_{CC} (min) but before the processor stabilizes.

The MK48T02/12 \overline{G} input is a DON'T CARE in the write mode. \overline{G} can be tied low and two-wire RAM control can be implemented. A low on \overline{W} will disable the outputs twez after \overline{W} falls. Take care to avoid bus contention when operating with two-wire control.

Figure 4. Write-Write-Read Timing



AC ELECTRICAL CHARACTERISTICS (Write Cycle Timing)

(0°C ≤ TA ≤ 70°C; VCC max ≥ VCC ≥ VCC min)

Symbol	Parameter	48T0	48T02-12		48Tx2-15		48Tx2-20		48Tx2-25		Note
OyiiiDO:	r ar amotor	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	HOLE
twc	Write Cycle Time	120		150		200		250		ns	
tas	Address Setup Time	0		0		0		0		ns	
taw	Address Valid to End of Write	90		120		140		180		ns	
tcew	Chip Enable to End of Write	75		90		120		160		ns	
twew	Write Enable to End of Write	75		90		120		160		ns	
twn	Write Recovery Time	10		10		10		10		ns	
tos	Data Setup Time	35		40		60		100		ns	· · · · · · ·
tон	Data Hold Time	5		5		5		. 5		กร	
twez	Write Enable Low to High-Z		40		50		60		80	ns	

6/14

SGS-THOMSON MICROELECTRONICS

1028

CLOCK OPERATIONS

Reading The Clock

Updates to the TIMEKEEPER registers should be halted before clock data is read to prevent reading data in transition. Because the BiPORT TIME-KEEPER cells in the RAM array are only data registers, and not the actual counters, updating the registers can be halted without disturbing the clock itself.

Updating is halted when a "1" is written into the "Read" bit, the seventh most significant bit in the Control Register. As long as a "1" remains in that position, updating is halted. After a Halt is issued, the registers reflect the count, that is day, date, and time that were current at the moment the Halt command was issued. All of the TIMEKEEPER registers are updated simultaneously. A Halt will not interrupt an update in progress. Updating is within a second after the bit is reset to a "0".

Setting The Clock

The eighth bit of the Control register is the "Write" bit. Setting the Write bit to a "1", like the Read Bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date and time data in 24 Hour BCD format. Resetting the Write bit to a "0" then transfers those values the actual TIMEKEEPER counters and allows normal operation to resume. The KS bit, FT bit and the bits marked with zeros in Figure 5 must be written with zeros to allow normal TIMEKEEPER and RAM operation.

Figure 5. The MK48T02/12 Register Map

Calibrating The Clock

T-46-23-12

The MK48T02/12 is driven by a quartz crystal controlled oscillator with a nominal frequency of 32768 Hz. The crystal is mounted in the Top Hat along with the battery. A typical MK48T02/12 is accurate within ± 1 minute per month at 25°C without calibration. The devices are tested not to exceed ± 35ppm (Parts Per Million) oscillator frequency error at 25°C, which equates to about 1.53 minute per month. Of course the oscillation rate of any crystal changes with temperature. Figure 6 shows the frequency error that can be expected at various temperatures.

Most clock chips compensate for crystal frequency and temperature shift error with cumbersome trim capacitors. The MK48T02/12 design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in Figure 7. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five bit Calibration byte found in the Control register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The Calibration byte occupies the five lower order bits in the Control register. The byte can be set to represent any value between 0 and 31 in binary form. The sixth bit is a sign bit, "1" indicates positive calibration, "0" indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have

ADDRESS					FUNCTION	ON					
ADDRESS	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀			
7FF	-	-	-	-	-	-	-	-	YEAR	00-99	
7 FE	0	0	0	-	_	-	_	-	MONTH	01-12	
7FD	0	0	-	-	_	_	-	-	DATE	01-31	
7FC	0	FT	0	0	0	-	-	-	DAY	01-07	
7FB	KS	0	-	_	-	_	-	•	HOURS	00-23	
7FA	0	-	_	-	_	-	-	_	MINUTES	00-59	
7F9	ST	-	-	_	-	-	-	-	SECONDS	00-59	
7F8	w	R	s	_	-	_	-	_	CONTROL		

KEY	ST	=	STOP BIT	R	=	READ BIT	FT	_	FREQUENCY TEST
KE!	W	=	WRITE BIT	s	=	SIGN BIT	KS	=	KICK START

one second either shortened or lengthened by 128 oscillator cycles, that is one tick of the divide by 256 stage. If a binary 1 is loaded into the register, only the first two minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding or subtracting 256 oscillator cycles for every 125,829,120 (32768 x 60 x 64) actual oscillator cycles, that is 2.034 ppm of adjustment per calibration step; giving the user a ±63.07 ppm calibration range. Assuming that the oscillator is in fact running at exactly 32768 Hz, each of the 31 increments in the Calibration byte would represent 5.35 seconds per month, which corresponds to a total range of ± 2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given MK48T02/12 may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While this may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple untility that accesses the Calibration byte. The utility could even be menu driven and made foolproof.

The second approach is better suited to a manufacturing environment, and involves the use of some test equipment. When the Frequency Test (FT) bit, the seventh-most significant bit in the Day register, is set to a "1", and the oscillator is running at 32768 Hz, the LSB (DQ₀) of the Seconds register will toggle at a 512 Hz. Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.00512Hz would indicate a +10 ppm (1 - (512/512.00512)) oscillator frequency error, requiring a -5 (0001012) to be loaded into the Calibration Byte for correction. Note that setting or changing the Calibration Byte does not affect the Frequency Test output frequency. The device must be selected and addresses must be stable at Address 7F9 when reading the 512 Hz on DQ₀.

The FT bit must be set using the same method used to set the clock, using the Write bit. The LSB of the Seconds register is monitored by holding the MK48T02/12 in an extended read of the Second register, without having the Read bit set. The FT bit MUST be reset to a "0" for normal clock operations to resume.

STOPPING AND STARTING THE OSCILLATOR


The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain from the battery. The "Stop" bit is the MSB of the Seconds register. Setting it to a "1" stops the oscillator. In order to make the oscillator as stingy with current as possible, the oscillator is designed to require an extra "kick" to begin oscillation again. The extra kick is provided by the Kick Start (KS) bit, the MSB of the Hours register. To start the oscillator, implement the following procedure:

- 1. Set the Write Bit to "1".
- Reset the Stop Bit to "0".
- 3. Set the Kick Start Bit to "1".
- Reset the Write Bit to "0".
- 5. Wait 2 seconds.
- 6. Set the Write Bit to "1".
- 7. Reset the Kick Start Bit to "0".
- Set the Correct time and date.
- Reset the Write Bit to "0".

Note: Leaving the KS bit set will cause the Clock to draw excessive current and will shorten battery life.

S G Z-THOMSON

Figure 6. Oscillator Frequency VS Temperature



DATA RETENTION MODE


With Vcc applied, the MK48T02/12 operates as a conventional BYTEWIDE static RAM. However, Vcc is being constantly monitored. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when Vcc falls within the VpfD (max), VpfD (min) window. The MK48T02 has a VpfD (max) - VpfD (min) window of 4.75 volts to 4.5 volts, providing very high data security, particularly when all of the other system components are specified to 5.0 volts plus and minus 10%. The MK48T12 has a VpfD (max) - VpfD (min) window of 4.5 volts to 4.2 volts, allowing users constrained to a 10% power supply specification to use the device.

Note: A mid-write cycle power failure may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below V_{PFD} (min), the user can be assured the memory will be in a write protected state, provided the V_{CC} fall time does not exceed t_F. The MK48T02/12 may respond to transient noise spikes that reach into the deselect window if they should occur during the time the device is sampling V_{CC}. Therefore decoupling of power supply lines is recommended.

The power switching circuit connects external V_{CC} to the RAM and disconnects the battery when V_{CC} rises above V_{SO}. As V_{CC} rises the battery voltage is checked. If the voltage is too low, an internal Battery Not OK (BOK) flag will be set. The BOK flag can be checked after power up. If the BOK flag is set, the first write attempted will be blocked. The flag is automatically cleared after the first write, and normal RAM operation resumes. Figure 9 illustrates how a BOK check routine could be structured.

Normal \overline{RAM} operation can resume t_{REC} after V_{CC} exceeds V_{PFD} (max). Caution should be taken to keep \overline{E} or \overline{W} high as V_{CC} rises past V_{PFD} (min) as some systems may perform inadvertent write cycles after V_{CC} rises but before normal system operation begins.

Figure 7. Adjusting the DIvide by 256 Pulse Train




PREDICTING BACK-UP SYSTEM LIFE

The useful life of the battery in the MK48T02/12 is expected to ultimately come to an end for one of two reasons: either because it has been discharged while providing current to an external load; or because the effects of aging render the cell useless before it can actually be discharged. Fortunately, these two effects are virtually unrelated, allowing discharge, or Capacity Consumption and the effects of aging, or Storage Life to be treated as two independent but simultaneous mechanisms, the earlier of which defines Back-up System life.

The current drain that is responsible for Capacity Consumption can be reduced either by applying Voc or turning off the oscillator. With the oscillator off, only the leakage currents required to maintain data in the RAM are flowing. With Voc on, the battery is disconnected from the RAM. Because the leakage currents of the MK48T02/12 are so low, they can be neglected in practical Storage Life calculations. Therefore, application of Voc or turning off the oscillator can extend the effective Backup System life.

Figure 8. Power-Down/Power-Up Timing

T-46-23-12



DC ELECTRICAL CHARACTERISTICS (Power-Down/Power-Up Trip Point Voltages) (0°C \leq TA \leq +70°C)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Note
V _{PFD}	Power-Fail Deselect Voltage (MK48T02)	4.50	4.6	4.75	٧	1
V _{PFD}	Power-Fail Deselect Voltage (MK48T12)	4.20	4.3	4.50	V	1
Vso	Battery Back-Up Switchover Voltage		3		٧	1

AC ELECTRICAL CHARACTERISTICS (Power-Down/Power-Up Timing) (0°C \leq TA \leq +70°C)

Symbol	Parameter	Min.	Тур.	Max.	Unit	Notes
t PD	Ē or ₩ at V _{IH} before Power Down	0			ns	-
tF	V _{PFD} (max) to V _{PFD} (min) V _{CC} Fall Time	300			μs	2
t _{FB}	V _{PFD} (min) to V _{SO} V _{CC} Fall Time	10			μs	3
t _{RB}	V _{SO} to V _{PFD} (min) V _{CC} Rise Time	1			μs	
t _R	V _{PFD} (min) to V _{PFD} (max) V _{CC} Rise Time	0			μs	
trec	Ē or W at V _{IH} after Power Up	2			ms	

Notes:

- 1. All voltages referenced to GND.
- 2. V_{PFD} (max) to V_{PFD} (min) fall times of less t_F may result in deselection/write protection not occurring until 50µs after V_{CC} passes V_{PFD} (min).
- 3. V_{PFD} (min) to V_{SO} fall times of less than t_{FB} may cause corruption of RAM data or stop the clock.

PREDICTING STORAGE LIFE

Figure 10 illustrates how temperature affects Storage Life of the MK48T02/12 battery. As long as V_{CC} is applied or the oscillator is turned off, the life of the battery is controlled by temperature and is virtually unaffected by leakage currents drawn by the MK48T02/12.

Storage Life predictions presented in Figure 10 are extrapolated from temperature accelerated life-test data collected in over 100 million device hours of continuing bare cell and encapsulated cell battery testing by SGS-THOMSON. Obviously, temperature accelerated testing cannot identify non-temperature dependent failure mechanisms. However, in view of the fact that no random cell failures have been recorded in any of SGS-THOMSON's on going battery testing since it began in 1982, we believe the chance of such failure mechanisms surfacing is extremely small. For the purpose of this testing, a cell failure is defined as the inability of a cell stabilized at 25°C to produce a 2.4 volt closed-circuit voltage across a 250K ohm load resistance.


A Special Note: The summary presented in Figure 10 represents a conservative analysis of the data presently available. While SGS-THOMSON is most likely in possession of the largest collection of battery life data of this kind in the world, the results presented should not be considered absolute or final; they can be expected to change as yet more data becomes available. We believe that future read-points of life tests presently under way and improvements in the battery technology itself will result in a continuing improvement of these figures.

Two end of life curves are presented in Figure 10. They are labeled "Average" (t50%) and (t1%). These terms relate to the probability that a given number of failures will have accumulated by a particular point in time. If, for example, expected life at 70°C is at issue, Figure 10 indicates that a particular MK48T02/12 has a 1% chance of having a battery failure 11 years into its life and a 50% chance of failure at the 20 year mark. Conversely, given a sample of devices, 1% of them can be expected to experience battery failure within 11 years ; 50% of them can be expected to fail within 20 years.

The t_{1%} figure represents the practical onset of wear out, and is therefore suitable for use in what would normally be thought of as a worst-case analysis. The t50% figure represents "normal" or "average" life. It is, therefore, accurate to say that the average device will last "t50%".

Battery life is defined as beginning on the date of manufacture. Each MK48T02/12 is marked with a nine digit manufacturing data code in the form H99XXYYZZ, example: H995B9231 is H - fabricated in Carrollton, TX; 9 - assembled in Muar, Malaysia; 9 - tested in Muar, Malaysia; 5B - lot designator; 9231 - assembled in the year 1992, work week 31.

Figure 9. Checking the BOK Flag Status



CALCULATING PREDICTED STORAGE LIFE OF THE BATTERY

As Figure 10 indicates, the predicted Storage Life of the battery in the MK48T02/12 is a function of temperature.

Because the ambient temperature profile is dependent upon application controlled variables, only the user can estimate predicted Storage Life in a given design. As long as ambient temperature is held reasonably constant, expected Storage Life can be read directly from Figure 10. If the MK48T02/12 spends an appreciable amount of time at a variety of temperatures, the following equation should be used to estimate Storage Life.

52E D = 7929237 0038515 525 = SGTH

Predicted Storage Life =

 $[(TA_1/TT)/SL_1] + [(TA_2/TT)/SL_2] + ... + [(TA_n/TT)/SL_1]$

Where TA_1 , TA_2 , $TA_n = Time$ at Ambient Temperature 1, 2, etc. $TT = Total Time = TA_1 + TA_2 + ... + TA_n$

 SL_1 , SL_2 , SL_n = Predicted Storage Life at Temp 1, Temp 2, etc. (See Figure 10).

EXAMPLE PREDICTED STORAGE LIFE CAL-CULATION

A cash register/terminal operates in an environment where the MK48T02/12 is exposed to temperatures of 30°C (86°F) or less for 4672 hrs/yr; temperatures greater than 25°C, but less than 40°C

(104°F), for 3650 hrs/yr; and temperatures greater than 40°C, but less than 70°C (158°F), for the remaining 438 hrs/yr.

Reading predicted $t_{1\%}$ values from Figure 10; $SL_1 = 456$ yrs., $SL_2 = 175$ yrs., $SL_3 = 11.4$ yrs. Total Time (TT) = 8760 hrs./yr. $TA_1 = 4672$ hrs./yr. $TA_2 = 3650$ hrs./yr. $TA_3 = 438$ hrs./yr.

Predicted Typical Storage ≥

[(4672/8760)/456] + [(3650/8760)/175] + [(438/8760)/11.4]

≥ 126 yrs

PREDICTING CAPACITY CONSUMPTION LIFE

The MK48T02/12 internal cell has a nominal capacity of 39mAh. The device places a nominal combined RAM and TIMEKEEPER load of 1.2µA on the internal battery when the clock is running and the device is in Battery Back-up mode. At that rate, the MK48T02/12 will consume the cell's capacity in 32,500 hours, or about 3.7 years. But, as Figure 11 shows, Capacity Consumption can be spread over a much longer period of time.

Naturally, Back-up current varies with temperature. As Figure 12 indicates, the rate of Current Consumption by the MK48T02/12 with the clock running in Battery Back-up mode is a function of temperature.

Because the ambient temperature profile is dependent upon application controlled variables, only the user can estimate consumption rates in a given design. As long as ambient temperature is held reasonably constant, expected Capacity Consumption life can be estimated by reading 0% Vcc Duty Cycle Capacity Consumption life directly from Figure 12, and dividing by the expected Vcc Duty Cycle (i.e. at 25°C with a 66% Duty Cycle, Capacity Consumption Life = 3.7/(1-.66) = 10.9 years).

If the MK48T02/12 spends an appreciable amount of time at a variety of temperatures, the same equation provided in the previous Storage Life section should be used to estimate Capacity Consumption life.

Example consumption life calculation

Taking the same cash register/terminal used earlier, let's assume that the high and low temperature periods are the non-operating, Battery Back-up mode periods, and that the register is turned on 10 hours a day seven days per week. The two points of interest on the curves in Figure 12 will be the 25°C and the 70°C points.

Reading Capacity Life values from Figure 12; CL₁ = 3.7 yrs., CL₂ = 3.96 yrs. Total Time (TT) = 8760 hrs./yr. $TA_1 = 4672$ hrs./yr. $TA_2 = 438$ hrs./yr.

Capacity Life ≥ — [(4672/8760)/3.7] + [(438/8760)/3.96] \geq 6.38 yrs.

12/14

SGS-THOMSON • Microelectronics

ESTIMATING BACK-UP SYSTEM LIFE

The procedure for estimating Back-up System Life is simple. Pick the lower of the two numbers. In the case calculated in the examples, that would be 6.38 years. The fact is, since either mechanism, Storage Life or Capacity Consumption, can end the system's life, the end is marked by whichever occurs first.

Figure 11. Typical Capacity Consumption Life at 25°C VS. V_{CC} Duty Cycle





Figure 10. Predicted Battery Storage Life Versus Temperature




SGS-THOMSON MICROBLECTRONICS

13/14

52E D ■ 7929237 0038517 3T8 ■ SGTH

Figure 12. Current Consumption Life over Temperature with 0% V_{CC} Duty Cycle




APPLICATION NOTE:

BINARY TO BCD, AND BCD TO BINARY CON-VERSION

The MK48T02/12 presents and accepts TIME-KEEPER data in BCD format. Conversion to or from other formats can be executed in a single line of code, as the following example BASIC program demonstrates.

10	REM	BINARY TO BCD
20	DEF	FNA $(X) = INT (X/10)^{*}16+X-INT (X/10)^{*}10$
30	REM	BCD TO BINARY
40	DEF	FNB (X) = INT (X/16) *10+(XAND15)

ORDERING INFORMATION



For a list of available options of Package and Speed refer to the Selector Guide in this Data Book or the current Memory Shortform that will be periodically up-dated.

For further information or any aspect of this device, please contact our Sales Office nearest to you.