N-channel TrenchMOS standard level FET

Rev. 02 — 16 November 2007


Product data sheet

1. Product profile

1.1 General description


N-channel enhancement mode field-effect power transistor in a plastic package using NXP High-Performance Automotive (HPA) TrenchMOS technology.

1.2 Features



2. Pinning information

Table 1. Pinning - SOT78 and SOT404, simplified outlines and symbol



[1] It is not possible to make connection to pin 2 of the SOT404 package.



N-channel TrenchMOS standard level FET

3. Ordering information

Table 2. Ordering information						
Type number	Package					
	Name	Description	Version			
BUK7508-40B	TO-220AB	plastic single-ended package; heat sink mounted; 1 mounting hole; 3-leads	SOT78A			
BUK7608-40B	D2PAK	plastic single-ended surface mounted package (D2PAK); 3 leads (one lead cropped)	SOT404			

4. Limiting values

Table 3.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DS}	drain-source voltage		-	40	V
V _{DGR}	drain-gate voltage (DC)	$R_{GS} = 20 \text{ k}\Omega$	-	40	V
V _{GS}	gate-source voltage		-	±20	V
I _D	drain current	T_{mb} = 25 °C; V_{GS} = 10 V; see <u>Figure 2</u> and <u>3</u>	<u>[1]</u> _	101	А
			[2] _	75	А
		T_{mb} = 100 °C; V_{GS} = 10 V; see Figure 2	<u>[1]</u> _	71	А
I _{DM}	peak drain current	T_{mb} = 25 °C; pulsed; $t_p \leq$ 10 $\mu s;$ see <code>Figure 3</code>	-	407	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 1</u>	-	157	W
T _{stg}	storage temperature		-55	+175	°C
Tj	junction temperature		-55	+175	°C
Source-	drain diode				
I _{DR}	reverse drain current	T _{mb} = 25 °C	<u>[1]</u> _	101	А
			[2] _	75	А
I _{DRM}	peak reverse drain current	T_{mb} = 25 °C; pulsed; $t_p \leq 10 \ \mu s$	-	407	А
Avalanc	he ruggedness				
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	unclamped inductive load; I_D = 75 A; V_{DS} \le 40 V; V_{GS} = 10 V; R_{GS} = 50 Ω ; starting at T _{mb} = 25 °C	-	241	mJ


[1] Current is limited by power dissipation chip rating.

[2] Continuous current is limited by package.

NXP Semiconductors

BUK75/7608-40B

N-channel TrenchMOS standard level FET



BUK75_7608-40B_2 Product data sheet


N-channel TrenchMOS standard level FET

5. Thermal characteristics

Table 4.	Thermal characteristics						
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
R _{th(j-mb)}	thermal resistance from junction to mounting base	see Figure 4		-	-	0.95	K/W
R _{th(j-a)}	thermal resistance from junction to ambient		[1]	-	60	-	K/W
			[2]	-	50	-	K/W

[1] Vertical in still air; SOT78 package.

[2] mounted on a printed circuit board; minimum footprint; SOT404 package



N-channel TrenchMOS standard level FET

6. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	aracteristics					
V _{(BR)DSS} drain-source breakdown		$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V$				
voltage	voltage	T _j = 25 °C	40	-	-	V
		$T_j = -55 \ ^{\circ}C$	36	-	-	V
V _{GS(th)}	/ _{GS(th)} gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; \text{ see } \frac{\text{Figure 9}}{\text{Figure 9}} \text{ and } \frac{10}{10}$				
		T _j = 25 °C	2	3	4	V
		T _j = 175 °C	1	-	-	V
	$T_j = -55 \ ^{\circ}C$	-	-	4.4	V	
I _{DSS}	drain leakage current	V _{DS} = 40 V; V _{GS} = 0 V				
		T _j = 25 °C	-	0.02	1	μΑ
		T _j = 175 °C	-	-	500	μΑ
I _{GSS}	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0 \text{ V}$	-	2	100	nA
R _{DSon} drain-source on-state	V_{GS} = 10 V; I _D =25 A; see <u>Figure 6</u> and <u>8</u>					
	resistance	T _j = 25 °C	-	6.6	8	mΩ
		T _j = 175 °C	-	-	15.2	mΩ
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 25 \text{ A}; V_{DD} = 32 \text{ V}; V_{GS} = 10 \text{ V};$	-	36	-	nC
Q _{GS}	gate-source charge	see Figure 14	-	9	-	nC
Q_{GD}	gate-drain charge		-	12	-	nC
C _{iss}	input capacitance	$V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz;$	-	2017	2689	pF
C _{oss}	output capacitance	see Figure 12	-	486	583	pF
C _{rss}	reverse transfer capacitance		-	213	291	pF
t _{d(on)}	turn-on delay time	$V_{DD} = 30 \text{ V}; \text{ R}_{L} = 1.2 \Omega;$	-	20	-	ns
t _r	rise time	V_{GS} = 10 V; R_{G} = 10 Ω	-	51	-	ns
t _{d(off)}	turn-off delay time		-	20	-	ns
t _f	fall time		-	33	-	ns
L _D	internal drain inductance	from drain lead 6 mm from package to center of die	-	4,5	-	nH
	from contact screw on mounting base to center of die SOT78	-	3.5		nH	
		from upper edge of drain mounting base to center of die SOT404	-	2.5	-	nH
L _S	internal source inductance	from source lead 6 mm from package to source bond pad	-	7.5	-	nH

Source-drain diode


BUK75_7608-40B_2

N-channel TrenchMOS standard level FET

Table 5. Characteristics ...continued

$T_j = 25 ^{\circ}C unless$	s otherwise specified	
------------------------------	-----------------------	--


,	1					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{SD}	source-drain voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; \text{ see } \frac{\text{Figure } 15}{100000000000000000000000000000000000$	-	0.85	1.2	V
t _{rr}	reverse recovery time	$I_{S} = 20 \text{ A}; \text{ d}I_{S}/\text{d}t = -100 \text{ A}/\mu\text{s};$	-	53	-	ns
Qr	recovered charge	$V_{GS} = -10 \text{ V}; V_{DS} = 20 \text{ V}$	-	44	-	nC



BUK75_7608-40B_2

Product data sheet

N-channel TrenchMOS standard level FET




BUK75_7608-40B_2 Product data sheet

NXP Semiconductors

BUK75/7608-40B

N-channel TrenchMOS standard level FET



N-channel TrenchMOS standard level FET

7. Package outline




Fig 16. Package outline SOT78A (TO-220AB)

BUK75_7608-40B_2

Product data sheet

N-channel TrenchMOS standard level FET





Fig 17. Package outline SOT404 (D2PAK)

BUK75_7608-40B_2

Product data sheet

N-channel TrenchMOS standard level FET

8. Soldering



BUK75_7608-40B_2

N-channel TrenchMOS standard level FET

9. Revision history

Table 6. Revision his	tory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK75_7608-40B_2	20071116	Product data sheet	-	BUK75_7608_40B-01
Modifications:	guidelines c	of this data sheet has beer If NXP Semiconductors. have been adapted to the I	5 17	,
BUK75_7608_40B-01	20030319	Product data sheet	-	-

BUK75_7608-40B_2 Product data sheet

N-channel TrenchMOS standard level FET

10. Legal information

10.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

10.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

10.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nxp.com/profile/terms</u>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS - is a trademark of NXP B.V.

11. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

BUK75_7608-40B_2 Product data sheet

N-channel TrenchMOS standard level FET

12. Contents

1	Product profile 1
1.1	General description
1.2	Features
1.3	Applications 1
1.4	Quick reference data 1
2	Pinning information 1
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 4
6	Characteristics 5
7	Package outline 9
8	Soldering 11
9	Revision history 12
10	Legal information 13
10.1	Data sheet status 13
10.2	Definitions 13
10.3	Disclaimers
10.4	Trademarks 13
11	Contact information 13
12	Contents 14



Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2007.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 November 2007 Document identifier: BUK75_7608-40B_2