

# R8A66160DD/SP 16-BIT LED DRIVER WITH SHIFT REGISTER AND LATCH

REJ03F0261-0100 Rev. 1.00 Jan.10. 2008

#### DESCRIPTION

R8A66160 is a LED array driver having a 16-bit serial input and parallel output shift register function with direct coupled reset input and output latch function.

This product guarantees the output current of 24mA (Vcc =5V case) which is sufficient for cathode common LED drive, capable of following 16-bits continuously at the same time. Parallel output is open drain output. In addition, as this product has been designed in complete CMOS, power consumption can be greatly reduced when compared with conventional BIPOLAR or Bi-CMOS products. Furthermore, pin layout ensures the realization of an easy printed circuit. R8A66160 is the succession product of M66310.


### **FEATURES**

- Cathode common LED drive
- Vcc 5V or 3.3V single power supply
- High output current: all parallel outputs QA~QP IOH=-24mA (at Vcc =5.0V) IOH=-12mA (at Vcc =3.3V) simultaneous lighting available
- Low power dissipation: 100uW/package (max) (Vcc=5.0V, Ta=25°C, quiescent state)
- High noise margin: Schmitt input circuit provides responsiveness to a long line length
- Equipped with direct-coupled reset
- Open drain output: (except serial data output SQP)
- Wide operating temperature range: Ta=-40°C~+85°C
- Pin layout facilitates printed circuit wiring. (This layout facilitates cascade connection and LED connection)

#### APPLICATION


- LED array drive, The various LED display modules
- PPC, Printer, VCR, Mini-compo, Button-Telephone etc. All of LED display equipment

#### **BLOCK DIAGRAM**





### PIN CONFIGURATION (TOP VIEW)



### FUNCTIONAL DESCRIPTION

As R8A66160 uses silicon gate CMOS process. It realizes high-speed and high-output currents sufficient for LED drive while maintaining low power consumption and allowance for high noises.

Each bit of a shift register consists of two flip-flop having independent clocks for shifting and latching.

As for clock input, shift clock input CKs and latch clock input CKL are independent from each other, shift and latch operations being made when "L" changes to "H".

Serial data input A is the data input of the first-step shift register and the signal of A shifts shifting registers one by one when a pulse is impressed to CKs. When A is "L", the signal of "L" shifts.

When the pulse is impressed to CKL, the contents of the shifting register at that time are stored in a latching register, and they appear in the parallel data outputs from QA ~ QP.

Outputs QA ~ QP are open drain outputs.

To extend the number of bits, use the serial data output SQP which shows the output of the shifting register of the 16th bit.

When reset input R is changed to "L", QA ~ QP and SQP are reset. In this case, shifting and latching register are reset.

If "H" is impressed to output enable input  $\overline{OE}$ , QA ~ QP reaches the high impedance state, but SQP does not reach the high impedance state. Furthermore, change in  $\overline{OE}$  does not affect shift operation.

### FUNCTION TABLE (Note: 1)

0	:		ı	nput									Paral	lel da	ıta ou	tput							Serial data	Remarks
Operati	ion mode	R	CKs	CK∟	Α	OE	ğ	Qв	Qc	QD	QΕ	Q۶	QG	Qн	ō	ō	Qκ	ą	Qм	ğ	စ်	QP	output SQP	Remarks
Re	eset	L	Х	Х	Х	Х	Z	Z	Z	Z	Z	Z	Ζ	Z	Z	Z	Z	Z	Z	Z	Z	Z	L	-
	Shift t1	Н		Х	Н	L	Q٨	QB	Qc	Quo	QE	QF	QG	QH	Qi <sup>0</sup>	ď	Qĸ	Q۱º	QM	ďο	ထု	Q <sub>P</sub>	qo0	Output lighting
Shift Latch	Latch t2	Н	Х		Х	L	I	q <sub>A</sub> 0	qв0	qc0	db₀	dE <sub>0</sub>	qF0	d <sub>G</sub> 0	dн <sub>0</sub>	qı 0	dηo	qĸ0	qL0	dνδ	dv₀	dQ <sub>0</sub>	dO <sub>0</sub>	"H"
operation	Shift t1	Н		Х	L	L	QÃ	QB	Qc	Quo	QE	Qf	QG	QΗ	Qı <sup>0</sup>	ď	Qκ	Q۱º	Qм	QÑ	Q၀ိ	Q <sub>P</sub>	qo0	Output
	Latch t2	Н	Х		Х	L	Z	q <sub>A</sub> 0	q <sub>B</sub> 0	qc0	db₀	qe0	qF <sup>0</sup>	d℃	dH₀	qı 0	dηO	qĸ <sup>0</sup>	qL0	qмρ	dν <sub>0</sub>	qσ	qo0	lights-out "L"
Output	disable	х	х	Х	Х	Н	z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	qР	_

Note1: Change from low-level to high-level

Q<sup>0</sup> : Output state Q before CKL changed

X : Irrelevant

 $q^{\,0}\,$  : Contents of shift register before CKs changed

q : Contents of shift register
1, t2 : t2 is set after t1 is set
Z : High Impedance



### ABSOLUTE MAXIMUM RATINGS (Ta=-40~+85°C, unless otherwise noted)

Symbol	Paran	neter	Conditions	Ratings	Unit
VCC	Supply voltage			-0.5 ~ +7.0	V
VI	Input voltage			-0.5 ~ VCC+0.5	V
Vo	Output voltage			-0.5 ~ VCC+0.5	V
Ю	Output current per	QA ~ QP		-50	mA
Ю	output pin	SQP		±25	IIIA
ICC	Supply / GND current		VCC, GND	-410, +20	mA
Pd	Power dissipation		(Note 2)	500	mW
Tstg	Storage temperature ra	nge		-65 ~+150	°C

Note 2: R8A66160SP; Ta=-40~+70°C, Ta=+70~+85°C are derated at -6mW/°C

### RECOMMENDED OPERATING CONDITIONS (Ta=-40~+85°C, unless otherwise noted)

Symbol	Parameter			Unit		
Symbol	Farameter		Min.	Тур.	Max.	Offic
VCC	Cupply voltage	5.0V support	4.5	5.0	5.5	V
VCC	Supply voltage	3.3V support	3.0	3.3	3.6	V
VI	Input voltage		0		VCC	V
Vo	Output voltage		0		VCC	V
Topr	Operating temperature range		-40		+85	°C

### **ELECTRICAL CHARACTERISTICS**

## ■5.0V version support specifications (Ta=-40~+85°C, Vcc=4.5V~5.5V, unless otherwise noted)

Symbol	Paramete		Toot on	nditions		Limits		Unit
Symbol	Faramete	1	1621.00	mullions	Min.	Тур.	Max.	Offic
VT+	Positive-going thresh voltage	old	VO=0.1V, VCC  IO =20uA	-0.1V	0.35xVCC		0.70xVCC	V
VT-	Negative-going thres voltage	hold	VO=0.1V, VCC  IO =20uA	-0.1V	0.20xVCC		0.55xVCC	٧
			VI=VT+,VT-	IOH= -20uA	VCC-0.1			
VOH	High-level output voltage	QA ~ QP	VCC=4.5V	IOH= -24mA	3.66			V
	Voltage		(Note3)	IOH= -40mA	3.25			
Voн	High-level output	SQP	VI=VT+,VT-	IOH= -20uA	VCC-0.1			V
VOH	voltage	SQP	VCC=4.5V	IOH= -4mA	3.66			V
VOL	Low-level output	SQP	VI=VT+,VT-	IOL= 20uA			0.10	V
VOL	voltage	SQP	VCC=4.5V	IOL= 4mA			0.53	V
liH	High-level input curre	ent	VI=VCC, VCC=	5.5V			5	uA
IIL	Low-level input curre	nt	VI=GND, VCC=	=5.5V			-5	uA
Ю	Maximum output	QA ~ QP	VI=VT+,VT-	VO=VCC			10	uA
10	leakage current	QA~QP	VCC=5.5V	VO=GND			-10	uA
ICC	Quiescent supply cur	rent	VI=VCC,GND,	VCC=5.5V			200	uA

Note 3: R8A66160 is used under the condition of an output current IOH=-40mA, the number of simultaneous drive outputs is restricted as shown in the Duty Cycle – IOH of TYPICAL CHARACTERISTICS.

### ■3.3V version support specifications (Ta=-40~+85°C,Vcc=3.0V~3.6V, unless otherwise noted)

Symbol	Symbol Parameter		Toet or	onditions		Unit		
Symbol	raiamete	1	1631 00	mullions	Min.	Тур.	Max.	Offic
VT+	Positive-going thresh voltage	old	VO=0.1V, VCC  IO =20uA	-0.1V	0.35xVCC		0.70xVCC	٧
VT-	Negative-going thres voltage	hold	VO=0.1V, VCC  IO =20uA	-0.1V	0.20xVCC		0.55xVCC	V
				IOH= -20uA	VCC-0.1			
VOH	High-level output voltage	QA ~ QP	VI=VT+,VT- VCC=3.0V	IOH= -12mA	2.34			V
	vollago		100-0.01	IOH= -20mA	2.08			
VOH	High-level output	SQP	VI=VT+,VT-	IOH= -20uA	VCC-0.1			V
VOH	voltage	SQP	VCC=3.0V	IOH= -2mA	2.60			V
VOL	Low-level output	SQP	VI=VT+,VT-	IOL= 20uA			0.10	V
VOL	voltage	SQP	VCC=3.0V	IOL= 2mA			0.40	v
IIH	High-level input curre	ent	VI=VCC, VCC=	=3.6V			5	uA
IIL	Low-level input curre	nt	VI=GND, VCC	=3.6V			-5	uA
IO	Maximum output	QA ~ QP	VI=VT+,VT-	VO=VCC			10	uA
10	leakage current	QA~QP	VCC=3.6V	VO=GND			-10	uA
ICC	Quiescent supply cur	rent	VI=VCC,GND,	VCC=3.6V			200	uA


### SWITCHING CHARACTERISTICS (Ta=-40~+85°C,Vcc=5.0V or 3.3V)

Symbol	Paramet	or	Test	5.0V	specific	ation	3.3V	specific	ation	Unit
Symbol	Falamet	ei	conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Offic
fmax	Maximum clock frequency					4			3.3	MHz
tPLH	Output "L"-"H" and "H"-"L"	CKs - SQP				125			150	ns
tPHL	propagation time	CNS - SQP				125			150	ns
tPHL	Output "H"-"L" propagation time	R - SQP				125			150	ns
tPHZ	Output "H"-"Z" propagation time	R - QA ~ QP (turned off)	CL=50pF			200			220	ns
tPZH	Output "Z"-"H" propagation time	CKL - QA ~ QP (turned on)	RL=1KΩ (Note 4)			125			150	ns
tPHZ	Output "H"-"Z" propagation time	CKL - QA ~ QP (turned off)				200			220	ns
tPZH	Output "Z"-"H" propagation time	OE - QA ~ QP (turned on)				125			150	ns
tPHZ	Output "H"-"Z" propagation time	OE - QA ~ QP (turned off)				200			220	ns
CI	Input capacitance	•				10			10	pF

### TIMING REQUIREMENTS (Ta=-40~+85°C,Vcc=5.0V or 3.3V)

Symbol Parameter		Test				3.3V	Unit		
Symbol	r alametel	conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Offic
tw	CKS, CKL, R pulse width		125			150			ns
tsu	A setup time with respect to CKS		125			150			ns
tsu	CKS setup time with respect to CKL	(Note 4)	125			150			ns
th	A hold time with respect to CKS		15			20			ns
trec	R recovery time with respect to CKS, CKL		70			80			ns


#### Note4: Test Circuit




- (1) The pulse generator (PG) has the following characteristics (10%~90%): tr=6ns,tr=6ns (2) The capacitance CL includes stray wiring capacitance and the probe input capacitance.

### TYPICAL CHARACTERISTICS

- Repetition frequency > 10Hz
- Numbers in indicate the number of output circuits that operate simultaneously.
- · Current values are per circuit.





### **TIMING DIAGRAM**



### PACKAGE OUTLINE

Product name	Package	RENESAS Code	Previous Code
R8A66160DD	24pin DIP	PRDP0024AF-A	24P4X-A
R8A66160SP	24pin SOP	PRSP0024DF-A	24P2X-B





All trademarks and registered trademarks are the property of their respective owners.

### Renesas Technology Corp., Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesass or any third party with respect to the information or this document nor grants any license to any intellectual property rights or any other rights of Renesass or any third party with respect to the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesass or any third party with respect to the information contained in this document, and the products of the technology described in this document for the purpose of any information in this document, including, but not limited to, product data, diagrams, algorithms, and application such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should foliow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required by such laws and regulations.

  4. All information included in this document such as product data, diagrams, the development of the purpose of any other products of the product information with a Renesas sales office. Also, pleases party regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website, http://www.renesas.com/

  2) Renesas has used reasonable care in compling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document.

  5) Renesas has assued reasonable care in compling the information included in this document.

  6) When u



### **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510