

1Mx36 DRAM SIMM

(1MX16 Base)

www.DataSheet.in

Revision 0.0

November 1997

Revision History

Version 0.0 (November 1997)

- Changed module PCB from 6-Layer to 4-Layer.
- Changed Module Part No. from KMM5361205CW/CWG to KMM5361205C2W/C2WG caused by PCB revision .

www.DataSheet.in

KMM5361205C2W/C2WG Fast Page Mode with Extended Data Out
 1M x 36 DRAM SIMM using 1Mx16 and 4M Quad CAS EDO, 1K Refresh,

GENERAL DESCRIPTION

The Samsung KMM5361205C2W is a 1Mx36bits Dynamic RAM high density memory module. The Samsung KMM5361205C2W consists of two CMOS 1Mx16bits DRAMs in 42-pin SOJ package and one CMOS 1Mx4 bit Quad CAS with EDO DRAM in 24-pin SOJ package mounted on a 72-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The KMM5361205C2W is a Single In-line Memory Module with edge connections and is intended for mounting into 72 pin edge connector sockets.

PERFORMANCE RANGE

Speed	tRAC	tCAC	tRC	tHPC
-5	50ns	15ns	90ns	25ns
-6	60ns	17ns	110ns	30ns

FEATURES

- Part Identification
 - KMM5361205C2W(1024 cycles/16ms Ref, SOJ, Solder)
 - KMM5361205C2WG(1024 cycles/16ms Ref, SOJ, Gold)
- Fast Page Mode with Extended Data Out
- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh capability
- $\overline{\text{RAS}}$ -only and hidden refresh capability
- TTL compatible inputs and outputs
- Single +5V±10% power supply
- JEDEC standard PDPin & pinout
- PCB : Height(750mil), single sided component

PIN CONFIGURATIONS

Pin	Symbol	Pin	Symbol
1	Vss	37	DQ17
2	DQ0	38	DQ35
3	DQ18	39	Vss
4	DQ1	40	$\overline{\text{CAS0}}$
5	DQ19	41	$\overline{\text{CAS2}}$
6	DQ2	42	$\overline{\text{CAS3}}$
7	DQ20	43	$\overline{\text{CAS1}}$
8	DQ3	44	$\overline{\text{RAS0}}$
9	DQ21	45	Res($\overline{\text{RAS1}}$)
10	Vcc	46	NC
11	NC	47	$\overline{\text{W}}$
12	A0	48	NC
13	A1	49	DQ9
14	A2	50	DQ27
15	A3	51	DQ10
16	A4	52	DQ28
17	A5	53	DQ11
18	A6	54	DQ29
19	Res(A10)	55	DQ12
20	DQ4	56	DQ30
21	DQ22	57	DQ13
22	DQ5	58	DQ31
23	DQ23	59	Vcc
24	DQ6	60	DQ32
25	DQ24	61	DQ14
26	DQ7	62	DQ33
27	DQ25	63	DQ15
28	A7	64	DQ34
29	Res(A11)	65	DQ16
30	Vcc	66	NC
31	A8	67	PD1
32	A9	68	PD2
33	Res($\overline{\text{RAS1}}$)	69	PD3
34	$\overline{\text{RAS0}}$	70	PD4
35	DQ26	71	NC
36	DQ8	72	Vss

PIN NAMES

Pin Name	Function
A0 - A9	Address Inputs
DQ0 - DQ35	Data In/Out
$\overline{\text{W}}$	Read/Write Enable
$\overline{\text{RAS0}}$	Row Address Strobe
$\overline{\text{CAS0}}$ - $\overline{\text{CAS3}}$	Column Address Strobe
PD1 -PD4	Presence Detect
Vcc	Power(+5V)
Vss	Ground
NC	No Connection
Res	Reserved Pin

PRESENCE DETECT PINS (Optional)

Pin	50NS	60NS
PD1	Vss	Vss
PD2	Vss	Vss
PD3	Vss	NC
PD4	Vss	NC


* Pin connection changing available

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

DRAM MODULE

KMM5361205C2W/C2WG

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS *

Item	Symbol	Rating	Unit
Voltage on any pin relative to V _{ss}	V _{IN} , V _{OUT}	-1 to +7.0	V
Voltage on V _{cc} supply relative to V _{ss}	V _{cc}	-1 to +7.0	V
Storage Temperature	T _{stg}	-55 to +150	°C
Power Dissipation	P _d	3	W
Short Circuit Output Current	I _{os}	50	mA

* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to V_{ss}, T_A = 0 to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{cc}	4.5	5.0	5.5	V
Ground	V _{ss}	0	0	0	V
Input High Voltage	V _{IH}	2.4	-	V _{cc} +1* ¹	V
Input Low Voltage	V _{IL}	-1.0* ²	-	0.8	V

*1 : V_{cc}+2.0V/20ns, Pulse width is measured at V_{cc}.

*2 : -2.0V/20ns, Pulse width is measured at V_{ss}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

Symbol	Speed	KMM5321205C2W/C2WG		Unit
		Min	Max	
I _{cc1}	-5	-	385	mA
	-6	-	355	mA
I _{cc2}	Don't care	-	6	mA
I _{cc3}	-5	-	385	mA
	-6	-	355	mA
I _{cc4}	-5	-	325	mA
	-6	-	295	mA
I _{cc5}	Don't care	-	3	mA
I _{cc6}	-5	-	385	mA
	-6	-	355	mA
I _{I(L)}	Don't care	-15	15	uA
I _{O(L)}		-5	5	uA
V _{OH}	Don't care	2.4	-	V
V _{OL}		-	0.4	V

I_{cc1} : Operating Current * (\overline{RAS} , \overline{CAS} , Address cycling @ t_{RC}=min)

I_{cc2} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{cc3} : \overline{RAS} Only Refresh Current * ($\overline{CAS}=V_{IH}$, \overline{RAS} cycling @ t_{RC}=min)

I_{cc4} : EDO Mode Current * ($\overline{RAS}=V_{IL}$, \overline{CAS} cycling : t_{HPC}=min)

I_{cc5} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{cc}-0.2V$)

I_{cc6} : \overline{CAS} -Before- \overline{RAS} Refresh Current * (\overline{RAS} and \overline{CAS} cycling @ t_{RC}=min)

I_{I(L)} : Input Leakage Current (Any input 0 ≤ V_{IN} ≤ V_{cc}+0.5V, all other pins not under test=0 V)

I_{O(L)} : Output Leakage Current(Data Out is disabled, 0V ≤ V_{OUT} ≤ V_{cc})

V_{OH} : Output High Voltage Level (I_{OH} = -5mA)

V_{OL} : Output Low Voltage Level (I_{OL} = 4.2mA)

* **NOTE** : I_{cc1}, I_{cc3}, I_{cc4} and I_{cc6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{cc} is specified as an average current. In I_{cc1} and I_{cc3}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{cc4}, address can be changed maximum once within one EDO mode cycle, t_{HPC}.

DRAM MODULE

KMM5361205C2W/C2WG

CAPACITANCE (TA = 25°C, VCC=5V, f = 1MHz)

Item	Symbol	Min	Max	Unit
Input capacitance[A0-A9]	CIN1	-	30	pF
Input capacitance[\overline{W}]	CIN2	-	40	pF
Input capacitance[$\overline{RAS0}$]	CIN3	-	30	pF
Input capacitance[$\overline{CAS0}$ - $\overline{CAS3}$]	CIN4	-	25	pF
Input/Output capacitance[DQ0-35]	CDQ1	-	20	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, VCC=5.0V±10%. See notes 1,2.)

Test condition : VIH/VIL=2.4/0.8V, VOH/VOL=2.0/0.8V, Output loading CL=100pF

Parameter	Symbol	-5		-6		Unit	Note
		Min	Max	Min	Max		
Random read or write cycle time	trc	90		110		ns	
Access time from \overline{RAS}	trAC		50		60	ns	3,4,10
Access time from \overline{CAS}	trAC		15		17	ns	3,4,5
Access time from column address	tAA		25		30	ns	3,10
\overline{CAS} to output in Low-Z	tCLZ	3		3		ns	3
Output buffer turn-off delay from \overline{CAS}	tCEZ	3	13	3	15	ns	6,11,12
Transition time(rise and fall)	tT	2	50	2	50	ns	2
\overline{RAS} precharge time	trP	30		40		ns	
\overline{RAS} pulse width	trAS	50	10K	60	10K	ns	
\overline{RAS} hold time	trSH	13		17		ns	
\overline{CAS} hold time	tCSH	40		50		ns	
\overline{CAS} pulse width	tCAS	8	10K	10	10K	ns	13
\overline{RAS} to \overline{CAS} delay time	trCD	20	37	20	45	ns	4
\overline{RAS} to column address delay time	trAD	15	25	15	30	ns	10
\overline{CAS} to \overline{RAS} precharge time	tCRP	5		5		ns	
Row address set-up time	tASR	0		0		ns	
Row address hold time	trAH	10		10		ns	
Column address set-up time	tASC	0		0		ns	
Column address hold time	tCAH	8		10		ns	
Column address to \overline{RAS} lead time	trAL	25		30		ns	
Read command set-up time	trCS	0		0		ns	
Read command hold time referenced to \overline{CAS}	trCH	0		0		ns	8
Read command hold time referenced to \overline{RAS}	trRH	0		0		ns	8
Write command hold time	twCH	10		10		ns	
Write command pulse width	tWP	10		10		ns	
Write command to \overline{RAS} lead time	trWL	13		15		ns	
Write command to \overline{CAS} lead time	tCWL	13		10		ns	
Data-in set-up time	tDS	0		0		ns	9
Data-in hold time	tDH	8		10		ns	9
Refresh period	tREF		16		16	ms	
Write command set-up time	twCS	0		0		ns	7
\overline{CAS} setup time(\overline{CAS} -before- \overline{RAS} refresh)	tCSR	5		5		ns	
\overline{CAS} hold time(\overline{CAS} -before- \overline{RAS} refresh)	tCHR	10		10		ns	
\overline{RAS} precharge to \overline{CAS} hold time	trPC	5		5		ns	
Access time from \overline{CAS} precharge	tCPA		30		35	ns	3

AC CHARACTERISTICS (0°C≤T_A≤70°C, V_{CC}=5.0V±10%. See notes 1,2.)


Test condition : V_{ih}/V_{il}=2.4/0.8V, V_{oh}/V_{ol}=2.0/0.8V, Output loading CL=100pF

Parameter	Symbol	-5		-6		Unit	Note
		Min	Max	Min	Max		
Hyper page mode cycle time	tHPC	25		30		ns	13
$\overline{\text{CAS}}$ precharge time(Hyper page cycle)	tCP	8		10		ns	
$\overline{\text{RAS}}$ pulse width(Hyper page cycle)	tRASP	50	200K	60	200K	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	tRHCP	30		35		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ precharge time(C-B-R refresh)	tWRP	10		10		ns	
$\overline{\text{W}}$ to $\overline{\text{RAS}}$ hold time(C-B-R refresh)	tWRH	10		10		ns	
Output data hold time	tDOH	5		5		ns	
Output buffer turn off delay from $\overline{\text{RAS}}$	tREZ	3	13	3	15	ns	6,11,12
Output buffer turn off delay from $\overline{\text{W}}$	tWEZ	3	13	3	15	ns	6,11
$\overline{\text{W}}$ to data delay	tWED	15		15		ns	
$\overline{\text{W}}$ pulse width (Hyper Page Cycle)	tWPE	5		5		ns	
Hold time $\overline{\text{CAS}}$ low to $\overline{\text{CAS}}$ high	tCLCH	5		5		ns	

NOTES

- An initial pause of 200us is required after power-up followed by any 8 $\overline{\text{RAS}}$ -only or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles before proper device operation is achieved.
- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 5ns for all inputs.
- Measured with a load equivalent to 2 TTL loads and 100pF.
- Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- Assumes that t_{RCD}≥t_{RCD}(max).
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL}.
- t_{WCS} is non-restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If t_{WCS}≥t_{WCS}(min), the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
- Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- These parameter are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{W}}$ leading edge in read-write cycles.
- Operation within the t_{RAD}(max) limit insures that t_{RAC}(max) can be met. t_{RAD}(max) is specified as reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.
- t_{CEZ}(max), t_{REZ}(max), t_{WEZ}(max) and t_{OEZ}(max) define the time at which the output achieves the open circuit condition and are not referenced to output voltage level.
- If $\overline{\text{RAS}}$ goes to high before $\overline{\text{CAS}}$ high going, the open circuit condition of the output is achieved by $\overline{\text{CAS}}$ high going. If $\overline{\text{CAS}}$ goes to high before $\overline{\text{RAS}}$ high going, the open circuit condition of the output is achieved by $\overline{\text{RAS}}$ high going.
- t_{ASC}≥t_{CP} min
- In order to hold the address latched by the first $\overline{\text{CAS}}$ going low, the parameter t_{CLCH} must be met.


READ CYCLE



Don't care
 Undefined


WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN



Don't care
 Undefined


HYPER PAGE READ CYCLE



Don't care
 Undefined

HYPER PAGE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




Don't care
 Undefined

$\overline{\text{RAS}}$ - ONLY REFRESH CYCLE*


NOTE : $\overline{\text{W}}$, $\overline{\text{OE}}$, DIN = Don't care

DOUT = OPEN



$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ REFRESH CYCLE


NOTE : $\overline{\text{OE}}$, A = Don't care



Don't care
 Undefined

* In $\overline{\text{RAS}}$ -only refresh cycle of 64Mb A-die & B-die, when $\overline{\text{CAS}}$ signal transits from Low to High, the valid data may be cut off.


HIDDEN REFRESH CYCLE (READ)



Don't care
 Undefined


HIDDEN REFRESH CYCLE (WRITE)

NOTE : DOUT = OPEN



Don't care
 Undefined


CAS-BEFORE-RAS REFRESH CYCLE TEST CYCLE



NOTE : This timing diagram is applied to all devices besides 64M DRAM based modules.


$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ SELF REFRESH CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care



TEST MODE IN CYCLE

NOTE : $\overline{\text{OE}}$, A = Don't care



□ Don't care
 ■ Undefined

