2M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA

FEATURES

- 3.0V & 3.3V power supply.
- · LVCMOS compatible with multiplexed address.
- · Four banks operation.
- MRS cycle with address key programs.
 - -. CAS latency (1, 2 & 3).
 - -. Burst length (1, 2, 4, 8 & Full page).
 - -. Burst type (Sequential & Interleave).
- · EMRS cycle with address key programs.
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation.
- · Special Function Support.
 - -. PASR (Partial Array Self Refresh).
 - -. Internal TCSR (Temperature Compensated Self Refresh)
- · DQM for masking.
- · Auto refresh.
- 64ms refresh period (4K cycle).
- Commercial Temperature Operation (-25°C ~ 70°C).
- Extended Temperature Operation (-25°C ~ 85°C).
- 2Chips DDP 90Balls FBGA with 0.8mm ball pitch

(-MXXX: Leaded, -EXXX: Lead Free).

GENERAL DESCRIPTION

The K4M563233E is 268,435,456 bits synchronous high data rate Dynamic RAM organized as $4 \times 2,097,152$ words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth and high performance memory system applications.

ORDERING INFORMATION


Part No.	Max Freq.	Interface	Package
K4M563233E-M(E)E/N/G/C/L/F75	133MHz(CL=3)		
K4M563233E-M(E)E/N/G/C/L/F80	125MHz(CL=3)	LVCMOS	90 FBGA Leaded (Lead Free)
K4M563233E-M(E)E/N/G/C/L/F1H	105MHz(CL=2)		
K4M563233E-M(E)E/N/G/C/L/F1L	105MHz(CL=3)*1		

- M(E)E/N/G: Normal / Low / Low Power, Extended Temperature(-25°C ~ 85°C)
- M(E)C/L/F : Normal / Low / Low Power, Commercial Temperature(-25°C ~ 70°C)

- 1. In case of 40MHz Frequency, CL1 can be supported.
- 2. Samsung shall not offer for sale or sell either directly or through and third-party proxy, and DRAM memory products that include "Multi-Die Plastic DRAM" for use as components in general and scientific computers such as, by way of example, mainframes, servers, work stations or desk top computers for the first three years of five year term of this license. Nothing herein limits the rights of Samsung to use Multi-Die Plastic DRAM in other products or other applications under paragrangh such as mobile, telecom or non-computer application(which include by way of example laptop or notebook computers, cell phones, televisions or visual monitors) Violation may subject the customer to legal claims and also excludes any warranty against infringement from Samsung."
- 3. Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake. Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.




FUNCTIONAL BLOCK DIAGRAM






Package Dimension and Pin Configuration



		90B	all(6x15)	FBGA		
	1	2	3	7	8	9
Α	DQ26	DQ24	Vss	VDD	DQ23	DQ21
В	DQ28	VDDQ	Vssq	VDDQ	Vssq	DQ19
С	Vssq	DQ27	DQ25	DQ22	DQ20	VDDQ
D	Vssq	DQ29	DQ30	DQ17	DQ18	VDDQ
Е	VDDQ	DQ31	NC	NC	DQ16	Vssq
F	Vss	DQM3	А3	A2	DQM2	VDD
G	A4	A5	A6	A10	A0	A1
Н	A7	A8	NC	NC	BA1	A11
J	CLK	CKE	A9	BA0	CS	RAS
K	DQM1	NC	NC	CAS	WE	DQM0
L	VDDQ	DQ8	Vss	VDD	DQ7	Vssq
М	Vssq	DQ10	DQ9	DQ6	DQ5	VDDQ
N	Vssq	DQ12	DQ14	DQ1	DQ3	VDDQ
Р	DQ11	VDDQ	Vssq	VDDQ	Vssq	DQ4
R	DQ13	DQ15	Vss	VDD	DQ0	DQ2

< Top View*2 >



			Α
ayer)	b z	♣ A1 、	Ł
< Top View ^{*2}	<u>∟=</u> >		

#A1 Ball Origin Indicator K4M563233E-XXXX

Pin Name	Pin Function
CLK	System Clock
cs	Chip Select
CKE	Clock Enable
A0 ~ A11	Address
BAo ~ BA1	Bank Select Address
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
DQMo ~ DQM3	Data Input/Output Mask
DQ0 ~ 31	Data Input/Output
VDD/Vss	Power Supply/Ground
VDDQ/VSSQ	Data Output Power/Ground

[Unit:mm]

Symbol	Min	Тур	Max
Α	-	1.30	1.40
A ₁	0.30	0.35	0.40
E	-	11.00	1
E ₁	-	6.40	ı
D	-	13.00	-
D ₁	-	11.20	-
е	-	0.80	ı
b	0.40	0.45	0.50
Z	1	-	0.10



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ +150	°C
Power dissipation	Po	1.0	W
Short circuit current	los	50	mA

NOTES:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, Ta = -25 to 85°C for Extended, -25 to 70°C for Commercial)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	VDD	2.7	3.0	3.6	V	
Supply voltage	VDDQ	2.7	3.0	3.6	V	
Input logic high voltage	ViH	2.2	3.0 VDDQ + 0.3 V		1	
Input logic low voltage	VIL	-0.3	0	0.5	V	2
Output logic high voltage	Voн	2.4	-	-	V	Iон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current	lu	-10	-	10	uA	3

NOTES:

- 1. VIH (max) = 5.3V AC.The overshoot voltage duration is \leq 3ns.
- 2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.
- 3. Any input $0V \le VIN \le VDDQ$.
- Input leakage currents include Hi-Z output leakage for all bi-directional buffers with tri-state outputs.
- 4. Dout is disabled, $0V \le VOUT \le VDDQ$.

CAPACITANCE (VDD = 3.0V & 3.3V, TA = $23^{\circ}C$, f = 1MHz, VREF = $0.9V \pm 50 \text{ mV}$)

Pin	Symbol	Min	Max	Unit	Note
Clock	Ссік	3.0	8.0	pF	
RAS, CAS, WE, CS, CKE	CIN	3.0	8.0	pF	
DQM	CIN	1.5	4.0	pF	
Address	CADD	3.0	8.0	pF	
DQ0 ~ DQ31	Соит	3.0	6.5	pF	



DC CHARACTERISTICS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = -25 to $85^{\circ}C$ for Extended, -25 to $70^{\circ}C$ for Commercial)

B	0	T		Version		1114	Nete							
Parameter	Symbol	Test	-75/-80	-1H	-1L	Unit	Note							
Operating Current (One Bank Active)	Icc1	Burst length = 1 tRC ≥ tRC(min) lo = 0 mA	$trc \ge trc(min)$ 150 150 140			140	mA	1						
Precharge Standby Current	Icc2P	CKE ≤ VIL(max), tcc =	: 10ns			1.2	1	^						
in power-down mode	Icc2PS	CKE & CLK ≤ VIL(max	(), tcc = 0	xo		1.2		mA						
Precharge Standby Current	Icc2N		$KE \ge VIH(min), \overline{CS} \ge VIH(min), tcc = 10ns$ out signals are changed one time during 20ns					A						
in non power-down mode	Icc2NS	CKE ≥ VIH(min), CLK Input signals are stable		x), tcc = ∞		10		- mA						
Active Standby Current	Icc3P	CKE ≤ VIL(max), tcc =	CKE ≤ VIL(max), tcc = 10ns				(max), tcc = 10ns 8					mA.		
in power-down mode	Icc3PS	CKE & CLK ≤ VIL(max	8			IIIA								
Active Standby Current in non power-down mode	ІссзN		CKE \geq VIH(min), $\overline{CS} \geq$ VIH(min), tcc = 10ns Input signals are changed one time during 20ns				45							
(One Bank Active)	Icc3NS	CKE ≥ VIH(min), CLK Input signals are stab	40			mA								
Operating Current (Burst Mode)	Icc4	Io = 0 mA Page burst 4Banks Activated tccd = 2CLKs	Page burst 4Banks Activated				160	mA	1					
Refresh Current	Icc5	trc ≥ trc(min)			320	300	290	mA	2					
				-E/C		2000			4					
				-N/L	1100			· uA	5					
Self Refresh Current	Icc6	CKE < 0.2V		Internal TCSR	Max 4	0 M	ax 85/70	°C	3					
Seii Reifesti Current	1000	U.2V	C/F	C/E	G/E	-G/E	-G/F	-G/F	4Banks	700		1100		
			-G/F		600		900	uA	6					
				1Bank	550	800								

NOTES:

- 1. Measured with outputs open.
- 2. Refresh period is 64ms.
- 3. Internal TCSR can be supported.

In commercial Temp : Max 40° C/Max 70° C, In extended Temp : Max 40° C/Max 85° C

- 4. K4M563233E-M(E)E/C**
- 5. K4M563233E-M(E)N/L**
- 6. K4M563233E-M(E)G/F**
- 7. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ).



AC OPERATING TEST CONDITIONS (VDD = 2.7V ~ 3.6V, TA = -25 to 85°C for Extended, -25 to 70°C for Commercial)

Parameter	Value	Unit
AC input levels (Vih/Vil)	2.4 / 0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Figure 2	




Figure 2. AC Output Load Circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter		Symbol		Vers	sion		Unit	Note
i didilicici		Зушьог	-75	-80	-1H	-1L	Unit	Note
Row active to row active del	ay	trrd(min)	15	16	19	19	ns	1
RAS to CAS delay		trcd(min)	19	19	19	24	ns	1
Row precharge time		trp(min)	19	19	19	24	ns	1
Row active time		tras(min)	45	48	50	60	ns	1
Row active time		tras(max)		10	us			
Row cycle time trc(min)			64	67	69	84	ns	1
Last data in to row precharg	е	trdL(min)		2	CLK	2		
Last data in to Active delay		tdal(min)		tRDL	-	3		
Last data in to new col. addr	ess	tcdl(min)			CLK	2		
Last data in to burst stop		tBDL(min)			CLK	2		
Col. address to col. address	delay	tccd(min)			CLK	4		
Number of valid output	CA	S latency=3	2					
Number of valid output	CA	S latency=2	1				ea	5
Number of valid output	CA	S latency=1		-				

- 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
- 2. Minimum delay is required to complete write.
- 3. Minimum tRDL=2CLK and tDAL(= tRDL + tRP) is required to complete both of last data write command(tRDL) and precharge command(tRP).
- 4. All parts allow every cycle column address change.
- 5. In case of row precharge interrupt, auto precharge and read burst stop.



AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	-7	75	-8	30	-1	Н	-1	L	Unit	Note
		Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
CLK cycle time	CAS latency=3	tcc	7.5		8.0		9.5		9.5			
CLK cycle time	CAS latency=2	tcc	9.5	1000	9.5	1000	9.5	1000	12	1000	ns	1
CLK cycle time	CAS latency=1	tcc	-		-				25			
CLK to valid output delay	CAS latency=3	tsac		5.4		6		7		7		
CLK to valid output delay	CAS latency=2	tsac		7		7		7		8	ns	1,2
CLK to valid output delay	CAS latency=1	tsac		-		-		-		20		
Output data hold time	CAS latency=3	tон	2.5		2.5		2.5		2.5			
Output data hold time	CAS latency=2	tон	2.5		2.5		2.5		2.5		ns	2
Output data hold time	CAS latency=1	tон	-		-		-		2.5			
CLK high pulse width		tсн	2.5		2.5		3.0		3.0		ns	3
CLK low pulse width		tcL	2.5		2.5		3.0		3.0		ns	3
Input setup time		tss	2.0		2.0		2.5		2.5		ns	3
Input hold time		tsH	1.0		1.0		1.5		1.5		ns	3
CLK to output in Low-Z		tslz	1		1		1		1		ns	2
	CAS latency=3			5.4		6		7		7		
CLK to output in Hi-Z	CAS latency=2	tsHz		7		7		7		8	ns	
	CAS latency=1			-		-		-		20		



^{1.} Parameters depend on programmed CAS latency.

^{2.} If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.

^{3.} Assumed input rise and fall time (tr & tf) = 1ns.

If tr & tf is longer than 1ns, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]ns should be added to the parameter.

SIMPLIFIED TRUTH TABLE

С	OMMAND		CKEn-1	CKEn	cs	RAS	CAS	WE	DQM	BA0,1	A10/AP	A11, A9 ~ A0	Note	
Register	Mode Regis	ster Set	Н	Х	L	L	L	L	Х		OP COI	DE	1, 2	
	Auto Refres	sh	Н	Н	L	L	L	Н	Х		Х		3	
Refresh	0.11	Entry		L	_	_	_	''	^		^			
Reliesii	Self Refresh	Exit	L	Н	L	Н	Н	Н	х		Х		3	
		LXII	L	""	Н	Х	Х	Х	^		^		3	
Bank Active & Ro	ow Addr.		Н	Х	L	L	Н	Н	Х	V	Row	Address		
Read &	Column Address			.,						.,	L	Column	4	
Column Address	Auto Precharge Enable			X	L	Н	L	Н	Х	V	Н	Address (A0~A8)	4, 5	
Write & Auto Precharge Disable				Х					V	.,	L	Column	4	
Column Address Auto Precharge Enable		Н	X	L	Н	L	L	Х	V	Н	Address (A0~A8)	4, 5		
Burst Stop			Н	Х	L	Н	Н	L	Х		Х		6	
Precharge	Bank Select	tion	Н	Х	L	L	Н	L	Х	V	L	Х		
Frecharge	All Banks		11	^	L	_	"	L	^	Х	Н	^		
	1	Entry	Н	L	Н	Х	Х	Х	х					
Clock Suspend of Active Power Do		Entry	П	_	L	V	٧	V	^		Х			
		Exit	L	Н	Χ	Х	Х	Х	Х					
		Entry	Н	L	Н	Х	Х	Х	х					
Precharge Powe	r Down	Entry	П	_	L	Н	Н	Н	^		Х			
Mode		Fyit		Н	Н	Х	Х	Х	х		^			
Exit		EXIL	L	П	L	V	V	V	^					
DQM	DQM					Х		1	V		Х		7	
No Operation Co			Н	Х	Н			Х						
INO Operation Co	lo Operation Command			X	L	Н	Н	Н	Х					

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

- 1. OP Code: Operand Code
 - A0 ~ A11 & BA0 ~ BA1 : Program keys. (@MRS)
- 2. MRS can be issued only at all banks precharge state.
- A new command can be issued after 2 CLK cycles of MRS. 3. Auto refresh functions are the same as CBR refresh of DRAM.
- The automatical precharge without row precharge command is meant by "Auto".
- Auto/self refresh can be issued only at all banks precharge state.
- Partial self refresh can be issued only after setting partial self refresh mode of EMRS.
- 4. BA0 ~ BA1 : Bank select addresses.
- 5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst.
 - New row active of the associated bank can be issued at tRP after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation, it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).



A. MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with Normal MRS

Address	BA0 ~ BA1	A11 ~ A10/AP	A9 *2	A8	A7	A6	A5	A4	А3	A2	A 1	Α0
Function	"0" Setting for Normal MRS	RFU ^{*1}	W.B.L	Test I	Mode	CA	S Later	псу	вт	Bu	rst Lenç	gth

Normal MRS Mode

	-	Test Mode		CA	S Late	ency		Burst	Туре			Bur	st Length	
A8	Α7	Туре	A6	A5	A4	Latency	А3	A3 Type		A2	A 1	A0	BT=0	BT=1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential		0	0	0	1	1
0	1	Reserved	0	0	1	1	1	Interleave		0	0	1	2	2
1	0	Reserved	0	1	0	2	l	Mode S	Select	0	1	0	4	4
1	1	Reserved	0	1	1	3	BA1	ВА0	Mode	0	1	1	8	8
	Write	Burst Length	1	0	0	Reserved				1	0	0	Reserved	Reserved
Α9		Length	1	0	1	Reserved	0	0	Setting	1	0	1	Reserved	Reserved
0		Burst	1	1	0	Reserved		U	for Nor- mal MRS	1	1	0	Reserved	Reserved
1		Single Bit	1	1	1	Reserved				1	1	1	Full Page	Reserved

Full Page Length x32: 256Mb(512)

Register Programmed with Extended MRS

Address	BA1	BA0	A11 ~ A10/AP	A9	A8	A7	A6	A5	A4	А3	A2	A 1	A0
Function	Mode	Select		RFU*1		•	D	S	RF	U*1		PASR	

EMRS for PASR(Partial Array Self Ref.) & DS(Driver Strength)

		Mode Selec	t			Driv	er Stre	ength			PAS	SR
BA1	BA0		Mode		A6	A5	Driv	er Strength	A2	A1	Α0	# of Banks
0	0	No	rmal MRS		0	0		Full		0	0	4 Banks
0	1	R	eserved					1/2		0	1	2 Banks
1	0	EMRS for	Mobile SDRA	lobile SDRAM		0	F	Reserved		1	0	1 Bank
1	1	R	eserved		1	1	F	Reserved	0	1	1	Reserved
	'		Reserved A	Addres	s				1	0	0	Reserved
A11~	A10/AP	A9	A8	А	7	Δ	4	А3	1	0	1	Reserved
	0	0	0	(0 0		0		1	0	Reserved	
	-				-		-		1	1	1	Reserved

RFU(Reserved for future use) should stay "0" during MRS cycle.
If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.



Partial Array Self Refresh

- 1. In order to save power consumption, Mobile SDRAM has PASR option.
- 2. Mobile SDRAM supports 3 kinds of PASR in self refresh mode: 4 Banks(256Mb), 2 Banks(128Mb) and 1 Bank(64Mb).

BA1=0	BA1=0
BA0=0	BA0=1
BA1=1	BA1=1
BA0=0	BA0=1

BA1=0	BA1=0
BA0=0	BA0=1
BA1=1	BA1=1
BA0=0	BA0=1

BA1=0 BA0=0 BA0=1 BA1=1 BA0=0 BA1=1 BA0=1

- 4 Banks

- 2 Banks

- 1 Bank



Partial Self Refresh Area

Temperature Compensated Self Refresh

- In order to save power consumption, Mobile-DRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically according to the two temperature range: Max 40 °C and Max 85 °C(for Extended), Max 70 °C(for Commercial).
- 2. If the EMRS for external TCSR is issued by the controller, this EMRS code for TCSR is ignored.

		Self Refresh Current (Icc6)									
Temperature Range	- E/C	-N/L			Unit						
	- E/C	-IV/L	4 Banks	2 Banks	1 Bank						
Max 85/70 °C	2000	1100	1100	900	800	uA					
Max 40 °C	2000	1100	700	600	550	uA					

B. POWER UP SEQUENCE

- 1. Apply power and attempt to maintain CKE at a high state and all other inputs may be undefined.
- Apply VDD before or at the same time as VDDQ.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3. Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5. Issue a mode register set command to initialize the mode register.
- 6. Issue a extended mode register set command to define DS or PASR operating type of the device after normal MRS.

EMRS cycle is not mandatory and the EMRS command needs to be issued only when DS or PASR is used.

The default state without EMRS command issued is the full driver strength and all 4 banks refreshed.

The device is now ready for the operation selected by EMRS.

For operating with DS or PASR, set DS or PASR mode in EMRS setting stage.

In order to adjust another mode in the state of DS or PASR mode, additional EMRS set is required but power up sequence is not needed again at this time. In that case, all banks have to be in idle state prior to adjusting EMRS set.



C. BURST SEQUENCE

1. BURST LENGTH = 4

Initial Address			Sean	ential		Interleave						
A1	A0		Ocqu	Cittai		interiouve						
0	0	0	1	2	3	0	1	2	3			
0	1	1	2	3	0	1	0	3	2			
1	0	2	3	0	1	2	3	0	1			
1	1	3	0	1	2	3	2	1	0			

2. BURST LENGTH = 8

Init	ial Addr	ess				Sogu	ential				Interleave							
A2	A1	A0				Jequ	Cilliai							interi	cave			
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0