

# 128K x 32 Static RAM Module

## Features

- High-density 4-megabit SRAM module
- 32-bit standard footprint supports densities from 16K x 32 through 1M x 32
- High-speed CMOS SRAMs
  - Access time of 15 ns
- Low active power
  - 2.6W (max.) at 20 ns
- SMD technology
- TTL-compatible inputs and outputs
- Low profile
  - Max. height of 0.57 in.
- Small PCB footprint
  - 0.78 sq. in.
- Available in SIMM, ZIP format. SIMM suitable for vertical or angled sockets.

## Functional Description

The CYM1836 is a high-performance 4-megabit static RAM module organized as 128K words by 32 bits. This module is


constructed from four 128K x 8 SRAMs in SOJ packages mounted on an epoxy laminate board with pins. Four chip selects ( $CS_1, CS_2, CS_3, CS_4$ ) are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.

Writing to each byte is accomplished when the appropriate Chip Select ( $CS$ ) and Write Enable ( $WE$ ) inputs are both LOW. Data on the input/output pins ( $I/O$ ) is written into the memory location specified on the address pins ( $A_0$  through  $A_{16}$ ).

Reading the device is accomplished by taking the Chip Select ( $CS$ ) LOW while Write Enable ( $WE$ ) remains HIGH. Under these conditions, the contents of the memory location specified on the address pins will appear on the data input/output pins ( $I/O$ ).

The data input/output pins stay at the high-impedance state when write enable is LOW or the appropriate chip selects are HIGH.

Two pins ( $PD_0$  and  $PD_1$ ) are used to identify module memory density in applications where alternate versions of the JEDEC-standard modules can be interchanged.



**Selection Guide**

	1836-15	1836-20	1836-25	1836-30	1836-35	1836-45
Maximum Access Time (ns)	15	20	25	30	35	45
Maximum Operating Current (mA)	760	480	480	480	480	480
Maximum Standby Current (mA)	180	100	100	100	100	100

Shaded area contains preliminary information.

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -55°C to +125°C

Ambient Temperature with Power Applied ..... -10°C to +85°C

Supply Voltage to Ground Potential ..... -0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State ..... -0.5V to +7.0V

DC Input Voltage ..... -0.5V to +7.0V

**Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%

**Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions	1836-15		1836-20, 25, 30, 35, 45		Unit
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub>	2.2	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage		-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-20	+20	-20	+20	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	-20	+20	-20	+20	μA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, $\overline{CS} \leq V_{IL}$		760		480	mA
I <sub>SB1</sub>	Automatic $\overline{CS}$ Power-Down Current <sup>[1]</sup>	V <sub>CC</sub> = Max., $\overline{CS} \geq V_{IH}$ , Min. Duty Cycle = 100%		180		100	mA
I <sub>SB2</sub>	Automatic $\overline{CS}$ Power-Down Current <sup>[1]</sup>	V <sub>CC</sub> = Max., $\overline{CS} \geq V_{CC} - 0.2V$ , V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V		60		28	mA

Shaded area contains preliminary information.



**Capacitance<sup>[2]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance <sup>[3]</sup>	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	40/20	pF
C <sub>OUT</sub>	Output Capacitance		15	pF


**Notes:**

1. A pull-up resistor to V<sub>CC</sub> on the  $\overline{CS}$  input is required to keep the device deselected during V<sub>CC</sub> power-up, otherwise I<sub>SB</sub> will exceed values given.
2. Tested on a sample basis.
3. 20 pF on CS, 40 pF all others.

**AC Test Loads and Waveforms**



Equivalent to: THÉVENIN EQUIVALENT




**Switching Characteristics** Over the Operating Range<sup>[4]</sup>

Parameter	Description	1836–15		1836–20		1836–25		1836–30		1836–35		1836–45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>														
t <sub>RC</sub>	Read Cycle Time	15		20		25		30		35		45		ns
t <sub>AA</sub>	Address to Data Valid		15		20		25		30		35		45	ns
t <sub>OHA</sub>	Output Hold from Address Change	3		3		3		3		3		3		ns
t <sub>ACS</sub>	$\overline{\text{CS}}$ LOW to Data Valid		15		20		25		30		35		45	ns
t <sub>DOE</sub>	$\overline{\text{OE}}$ LOW to Data Valid		7		8		8		10		12		15	ns
t <sub>LZOE</sub>	$\overline{\text{OE}}$ LOW to Low Z	0		0		0		0		0		0		ns
t <sub>HZOE</sub>	$\overline{\text{OE}}$ HIGH to High Z		7		8		10		11		12		15	ns
t <sub>LZCS</sub>	$\overline{\text{CS}}$ LOW to Low Z <sup>[5]</sup>	3		3		3		3		3		3		ns
t <sub>HZCS</sub>	$\overline{\text{CS}}$ HIGH to High Z <sup>[5, 6]</sup>		7		10		10		13		15		18	ns
<b>WRITE CYCLE<sup>[7]</sup></b>														
t <sub>WC</sub>	Write Cycle Time	15		20		25		30		35		45		ns
t <sub>SCS</sub>	$\overline{\text{CS}}$ LOW to Write End	12		15		15		18		20		25		ns
t <sub>AW</sub>	Address Set-Up to Write End	12		15		15		18		20		25		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		0		0		0		ns
t <sub>PWE</sub>	$\overline{\text{WE}}$ Pulse Width	12		15		15		18		20		25		ns
t <sub>SD</sub>	Data Set-Up to Write End	7		10		10		13		15		20		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		0		0		ns
t <sub>LZWE</sub>	$\overline{\text{WE}}$ HIGH to Low Z	3		3		3		3		3		3		ns
t <sub>HZWE</sub>	$\overline{\text{WE}}$ LOW to High Z <sup>[6]</sup>	0	6	0	8	0	10	0	15	0	15	0	18	ns


Shaded area contains preliminary information.

**Notes:**


- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- At any given temperature and voltage condition, t<sub>HZCS</sub> is less than t<sub>LZCS</sub> for any given device. These parameters are guaranteed by design and not 100% tested.
- t<sub>HZCS</sub> and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in part (b) of AC Test Loads and Waveforms. Transition is measured ±500 mV from steady-state voltage.
- The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

**Switching Waveforms**
**Read Cycle No.1<sup>[8, 9]</sup>**


1836-5

**Read Cycle No. 2<sup>[8, 10]</sup>**



1836-6

**Write Cycle No.1 (WE Controlled)<sup>[7]</sup>**


1836-7

**Notes:**

8.  $\overline{WE}$  is HIGH for read cycle.
9. Device is continuously selected,  $\overline{CS} = V_{IL}$  and  $\overline{OE} = V_{IL}$ .
10. Address valid prior to or coincident with  $\overline{CS}$  transition LOW.

**Switching Waveforms (continued)**
**Write Cycle No. 2 ( $\overline{CS}$  Controlled)<sup>[7, 11]</sup>**


1836-8

**Note:**

 11. If  $\overline{CS}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.

**Truth Table**

$\overline{CS}_N$	$\overline{WE}$	$\overline{OE}$	Input/Outputs	Mode
H	X	X	High Z	Deselect/Power-Down
L	H	L	Data Out	Read
L	L	X	Data In	Write
L	H	H	High Z	Deselect

**Ordering Information<sup>[12]</sup>**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CYM1836PM-15C	PM03	64-Pin SIMM Module	Commercial
	CYM1836PZ-15C	PZ08	64-Pin ZIP Module	
	CYM1836PY-15C	PM08	64-Pin Gold SIMM Module	
	CYM1836P8-15C	PM04	72-Pin Gold SIMM Module	
20	CYM1836PM-20C	PM03	64-Pin SIMM Module	Commercial
	CYM1836PZ-20C	PZ08	64-Pin ZIP Module	
	CYM1836PY-20C	PM08	64-Pin Gold SIMM Module	
	CYM1836P8-20C	PM04	72-Pin Gold SIMM Module	
25	CYM1836PM-25C	PM03	64-Pin SIMM Module	Commercial
	CYM1836PZ-25C	PZ08	64-Pin ZIP Module	
	CYM1836PY-25C	PM08	64-Pin Gold SIMM Module	
	CYM1836P8-25C	PM04	72-Pin Gold SIMM Module	
30	CYM1836PM-30C	PM03	64-Pin SIMM Module	Commercial
	CYM1836PZ-30C	PZ08	64-Pin ZIP Module	
	CYM1836PY-30C	PM03	64-Pin Gold SIMM Module	
	CYM1836P8-30C	PM04	72-Pin Gold SIMM Module	
35	CYM1836PM-35C	PM03	64-Pin SIMM Module	Commercial
	CYM1836PZ-35C	PZ08	64-Pin ZIP Module	
	CYM1836PY-35C	PM03	64-Pin Gold SIMM Module	
	CYM1836P8-35C	PM04	72-Pin Gold SIMM Module	
45	CYM1836PM-45C	PM03	64-Pin SIMM Module	Commercial
	CYM1836PZ-45C	PZ08	64-Pin ZIP Module	
	CYM1836PY-45C	PM03	64-Pin Gold SIMM Module	
	CYM1836P8-45C	PM04	72-Pin Gold SIMM Module	

Shaded area contains preliminary information.

**Note:**


12. 64-pin SIMM suitable for use in angled SIMM applications.

Document #: 38-M-00050-D


**Package Diagrams**
**64-Pin SIMM Module PM03**


Package Diagrams (continued)

72-Pin Plastic SIMM Module PM04



64-Pin ZIP Module PZ08



© Cypress Semiconductor Corporation, 1999. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.