

# M27128A Advanced 128K (16 x 8) UV Erasable PROM

Military

- Fast Access Times:
  - M27128A-20 200 ns
  - M27128A-30 300 ns
- **■** Low Power
  - 140 mA Maximum Active
  - 50 mA Maximum Standby
- Two Line Control

- Inteligent Programming™ Algorithm
   Fastest EPROM Programming
- Inteligent Identifier™ Mode — Automated Programming Operations
- Compatible with M2764A and M27256
- Military Temperature Range -55°C to + 125°C (T<sub>C</sub>)

The Intel M27128A is a 5V only, 131,072-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The M27128A is an advanced version of the M27128 and is fabricated with Intel's HMOSII-E technology which significantly reduces die size and greatly improves the device's performance, reliability and manufacturability.

Several advanced features have been designed into the M27128A that allow fast and reliable programming—the inteligent Programming<sup>TM</sup> Algorithm and the inteligent Identifier<sup>TM</sup> Mode. Programming equipment that takes advantage of these innovations will electronically identify the M27128A and then rapidly program it using an efficient programming method.

Two-line control and JEDEC-approved, 28 pin packaging are standard features of all Intel higher density EPROMs. This ensures easy microprocessor interfacing and minimum design efforts when upgrading, adding or choosing between non-volatile memory alternatives.

\*HMOS is a patented process of intel Corporation




Figure 1. Block Diagram

M27256	M2764A	M2732A	M2716	ľ	M2/128	A	M2718	M2732A	M2764A	M2725
Vpp A12 A7 A6 A5 A4 A3 A2 A1 A0 O0 O1 O2 Gnd	V <sub>PP</sub> A12 A7 A6 A5 A4 A3 A2 A1 A0 O0 O1 O2 Gnd	A7 A6 A5 A4 A3 A2 A1 A0 O0 O1 O2 Gnd	A7 A6 A5 A4 A3 A2 A1 A0 O1 O2 Gnd		3 4 2 5 6 2 7 2 8 2 9 10 11 11 11 11 11 11 11 11 11 11 11 11	7 Voc 7 PGM 86 A1 85 A1 84 A1 84 A1 84 A1 85 A1 86 A1 87 A1 87 A1 88 A1 89 A1 80 O o o o o o o o o o o	V <sub>CC</sub> A <sub>8</sub> A <sub>9</sub> V <sub>PP</sub> OE A <sub>10</sub> CE O <sub>7</sub> O <sub>6</sub> O <sub>5</sub> O <sub>4</sub> O <sub>3</sub>	V <sub>CC</sub> A <sub>8</sub> A <sub>9</sub> A <sub>11</sub> OE/V <sub>PP</sub> A <sub>10</sub> CE O <sub>7</sub> O <sub>6</sub> O <sub>5</sub> O <sub>4</sub> O <sub>3</sub>	VCC PGM N.C. As A9 A11 OE O7 O6 O5 O4 O3	VCC A14 A13 A8 A9 A11 OE A10 CE O7 O6 O5 O4 O3
				L						

#### Pin Names

A <sub>0</sub> -A <sub>13</sub>	Addresses
CE	Chip Enable
OE	Output Enable
O <sub>0</sub> -O <sub>7</sub>	Outputs
PGM	Program

NOTE:

Intel "Universal Site"-Compatible EPROM Pin Configurations are Shown in the Blocks Adjacent to the M27128A Pins

210603-2

Figure 2. Pin Configurations

December 1989 Order Number: 210603-003

# **ABSOLUTE MAXIMUM RATINGS\***

Case Temperature Under Bias...  $-55^{\circ}$ C to  $+125^{\circ}$ C Storage Temperature ......  $-65^{\circ}$ C to  $+150^{\circ}$ C All Input or Output Voltages with Respect to Ground ...... +6.25V to -0.6V Voltage on Pin 24 with

Respect to Ground . . . . . . . + 13.5V to -0.6V

V<sub>PP</sub> Supply Voltage with Respect to

Ground During Programming . . . . + 14V to -0.6V

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

**Operating Conditions** 

Symbol	Description	Min	Max	Units
T <sub>C</sub>	Case Temperature (Instant On)	- 55	+ 125	<b>.</b> C
Vcc	Digital Supply Voltage	4.50	5.50	V

## READ OPERATION

# D. C. CHARACTERISTICS (Over Specified Operating Conditions)

				Comments		
Symbol	Parameter	Min	Typ <sup>(3)</sup>	Max	Unit	Comments
<u> </u>	- Input Load Current			10	μΑ	V <sub>IN</sub> = 5.5V
I <sub>LO</sub>	Output Leakage Current			10	μΑ	V <sub>OUT</sub> =5.5V
I <sub>PP1</sub> (2)	V <sub>PP</sub> Current Read			5	mA	V <sub>PP</sub> = 5.5V
ICC1 <sup>(2)</sup>	V <sub>CC</sub> Current Standby			50	mA	CE=V <sub>IH</sub>
ICC2 <sup>(2)</sup>	V <sub>CC</sub> Current Active			140	mA	CE=OE=VIL
V <sub>IL</sub>	Input Low Voltage	-0.1		+0.8	٧	
V <sub>IH</sub>	Input High Voltage	2.0		V <sub>CC</sub> +1	V	
V <sub>OL</sub>	Output Low Voltage			0.45	٧	I <sub>OL</sub> = 2.1 mA
VoH	Output High Voltage	2.4			V	I <sub>OH</sub> = -400 μA
V <sub>PP</sub> (2)	V <sub>PP</sub> Read Voltage	3.8		V <sub>CC</sub>	V	$V_{CC} = 5.0V \pm 0.$

#### A.C. CHARACTERISTICS

Symbol	Power stars	M27128A-20		M27128A-30		Unit	Comments	
	Parameter	Min	Max	Min	Max	Oilit	Comments	
t <sub>ACC</sub>	Address to Output Delay		200		300	ns	CE = OE = VII	
t <sub>CE</sub>	CE to Output Delay		200		300	ns	OE = VIL	
t <sub>OE</sub>	OE to Output Delay		85		110	ns	CE = V <sub>IL</sub>	
t <sub>DF</sub> (4)	OE High to Output Float	0	65	0	80	ns	CE = VIL	
t <sub>OH</sub> (4)	Output Hold from Addresses CE or OE Whichever Occurred First	0		0		ns	CE = OE = V	

#### NOTES:


- 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
- 2. Vpp may be connected directly to V<sub>CC</sub> except during programming. The supply current would then be the sum of I<sub>CC</sub> and
- 3. Typical values are for T<sub>C</sub>=25°C and nominal supply voltages.
- 4. Output Float is defined as the point where data is no longer driven—see timing diagram on the following page.



# **CAPACITANCE** T<sub>C</sub>=25°C, f=1 MHz


Symbol	Parameter	Typ(1)	Max	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4	6	pF	V <sub>1</sub> N = 0V
Cout	Output Capacitance	8	12	pF	V <sub>OUT</sub> =0V

#### A.C. TESTING INPUT, OUTPUT WAVEFORM




A.C. Testing; Inputs are Driven at 2.4V for a Logic "1" and 0.45V for a Logic "0". Timing Measurements are made at 2.0V for a Logic "1" and 0.8V for a Logic "0".

#### A.C. TESTING LOAD CIRCUIT



## A.C. WAVEFORMS



**NOTES:** 

Typical values are for T<sub>C</sub>=25°C and nominal supply voltages.
 DE may be delayed up to t<sub>CE</sub>—t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
 This parameter is only sampled and is not 100% tested. Output float is defined as the point where data is no longer



### **DEVICE OPERATION**

The seven modes of operation of the M27128A are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V<sub>PP</sub> and 12V on A9 for int<sub>e</sub>ligent identifier mode.

**Table 1. Mode Selection** 

Pins Mode	CE (20)	OE (22)	PGM (27)	A <sub>9</sub> (24)	Vpp (1)	V <sub>CC</sub> (28)	Outputs (11-13, 15-19)
Read	VIL	VIL	V <sub>JH</sub>	Х	٧	٧cc	D <sub>OUT</sub>
Output Disable	V <sub>IL</sub>	V <sub>iH</sub>	VIH	Х	Vcc	Vcc	High Z
Standby	VIH	X	Х	Х	Vcc	Vcc	High Z
Verify	VIL	VIL	V <sub>iH</sub>	Х	$V_{PP}$	Vcc	DOUT
Program Inhibit	VIH	Х	Х	Х	۷рр	Vcc	High Z
Inteligent Identifier	VIL	VIL	VIH	VH	Vcc	Vcc	Code
int <sub>e</sub> ligent Programming	VIL	VIH	VIL	X	V <sub>PP</sub>	Vcc	D <sub>IN</sub>

#### NOTES:

- 1. X can be VIH or VIL.
- 2.  $V_H = 12.0V \pm 0.5V$ .

### **Read Mode**

The M27128A has two control functions, both of which must be legically active in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, the address access time ( $t_{\text{ACC}}$ ) is equal to the delay from  $\overline{\text{CE}}$  to output ( $t_{\text{CE}}$ ). Data is available at the outputs after a delay of  $t_{\text{OE}}$  from the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}}$  has been low and addresses have been stable for at least  $t_{\text{ACC}}$ - $t_{\text{OE}}$ .

# Standby Mode

The M27128A has standby mode which reduces the maximum current from 100 mA to 40 mA. The M27128A is placed in the standby mode by applying a TTL-high signal to the  $\overline{\text{CE}}$  input. When in standby mode, the outputs are in a high impedance state, independent of the  $\overline{\text{OE}}$  input.

# **Output OR-Tieing**

Because EPROMs are usually used in larger memory arrays, Intel has provided 2 control lines which accommodate this multiple memory connection. The two control lines allow for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur

To use these two control lines most efficiently,  $\overline{CE}$  (pin 20) should be decoded and used as the primary device selecting function, while  $\overline{OE}$  (pin 22) should be made a common connection to all devices in the array and connected to the  $\overline{READ}$  line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are active only when data is desired from a particular memory device.

# System Considerations

The power switching characteristics of HMOSII-E EPROMs require careful decoupling of the devices. The supply current, I<sub>CC</sub>, has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by the falling and rising edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitive loading of the device. The associated transient voltage peaks can be suppressed by complying with Intel's Two-Line Control, as detailed in Intel's Application Note AP-72, Order Number 8566, and by properly selected decoupling capacitors. It is recommended that a 0.1 µF ceramic capacitor be used on every device between V<sub>CC</sub> and GND. This should be a high frequency capacitor for low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 µF bulk electrolytic capacitor should be used between V<sub>CC</sub> and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage droop caused by the inductive effect of PC board-traces. This inductive effect should be further minimized through special layout considerations such as larger traces and gridding (refer to High Speed Memory System Design Using 2147H, AP-74). In particular, the VSS (Ground) plane should be as stable as possible.

# Programming Modes

Caution: Exceeding 14V on pin 1 (V<sub>PP</sub>) will permanently damage the M27128A.

Initially, and after each erasure, all bits of the M27128A are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The M27128A is in the programming mode when V<sub>PP</sub> input is at 12.5V and  $\overrightarrow{CE}$  and  $\overrightarrow{PGM}$  are both at TTL low. The data to be programmed is applied



8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

# Inteligent Programming<sup>TM</sup> Algorithm

The M27128A inteligent Programming Algorithm rapidly programs Intel M27128A EPROMs using an efficient and reliable method particularly suited to the production programming environment. Typical programming time for individual devices is less than one and a half minutes. Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed. A flow-chart of the M27128A inteligent Programming Algorithm is shown in Figure 3.

The inteligent Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial  $\overline{CE}$  pulse(s) is one millisecond, which will then be followed by a longer overprogram pulse of length 3X ms. X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular M27128A location, before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at  $V_{CC}=6.0V$  and  $V_{PP}=12.5V$ . When the intelligent Programming cycle has been completed, all bytes should be compared to the original data with  $V_{CC}=V_{PP}=5.0V$ .

## **Program Inhibit**

Programming of multiple M27128As in parallel with different data is easily accomplished by using the Program Inhibit mode. A high-level  $\overline{\text{CE}}$  or  $\overline{\text{PGM}}$  input inhibits the other M27128As from being programmed.

Except for  $\overline{\text{CE}}$ , all like inputs (including  $\overline{\text{OE}}$ ) of the parallel M27128As may be common. A TTL low-level pulse applied to the  $\overline{\text{CE}}$  input with V<sub>PP</sub> at 12.5V will program the selected M27128A.

# Verify

A verify should be performed on the programmed bits to determine that they have been correctly programmed. The verify is performed with  $\overline{OE}$  at  $V_{IL}$ ,  $\overline{CE}$  at  $V_{IL}$ ,  $\overline{PGM}$  at  $V_{IH}$  and  $V_{PP}$  at 12.5V.

# Inteligent Identifier™ Mode

The inteligent Identifier Mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ±5°C ambient temperature range that is required when programming the M27128A.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 (pin 24) of the M27128A. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 (pin 10) from  $V_{\rm IL}$  to  $V_{\rm IH}$ . All other address lines must be held at  $V_{\rm IL}$  during the intelligent Identifier Mode.

Byte 0 ( $A0 = V_{IL}$ ) represents the manufacturer code and byte 1 ( $A0 = V_{IH}$ ) the device identifier code. For the Intel M27128A, these two identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the MSB ( $0_7$ ) defined as the parity bit.

#### **ERASURE CHARACTERISTICS**

The erasure characteristics of the M27128A are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase that typical M27128A in approximately 3 years, while it would take approximately 1 week

Table 2. M27128A Intellgent Identifier™ Bytes

Pins Identifier	A <sub>0</sub> (10)	O <sub>7</sub> (19)	O <sub>6</sub> (18)	O <sub>5</sub> (17)	O <sub>4</sub> (16)	O <sub>3</sub> (15)	O <sub>2</sub> (13)	O <sub>1</sub> (12)	O <sub>0</sub> (11)	Hex Data
Manufacturer Code	V <sub>IL</sub>	1	0	0	0	1	0	0	1	89
Device Code	V <sub>IH</sub>	1	0	0	0	1	0	0	1	89

#### **NOTES:**

1.  $A_9 = 12.0V \pm 0.5V$ .

2.  $A_1 - A_8$ ,  $A_{10} - A_{13}$ ,  $\overline{CE}$ ,  $\overline{OE} = V_{IL}$ .




Figure 3. M27128A Inteligent Programming™ Flowchart



to cause erasure when exposed to direct sunlight. If the M27128A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the M27128A window to prevent unintentional erasure.

The recommended erasure procedure for the M27128A is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity  $\times$  exposure time) for erasure should be a minimum of 15 Wsec/cm<sup>2</sup>.

The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000  $\mu$ W/cm² power rating. The M27128A should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose a M27128A can be exposed to without damage is 7258 Wsec/cm² (1 week @ 12000  $\mu$ W/cm²). Exposure of the M27128A to high intensity UV light for longer periods may cause permanent damage.

# int<sub>e</sub>ligent Programming™ Algorithm

## D.C. PROGRAMMING CHARACTERISTICS (Over Specified Operating Conditions)

Ob-al	B		Limits	Comments	
Symbol	Parameter	Min	Max	Unit	(Note 1)
I <sub>LI</sub>	Input Current (All Inputs)		10	μΑ	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>
V <sub>IL</sub>	Input Low Level (All Inputs)	-0.1	0.8	V	
V <sub>IH</sub>	Input High Level	2.0	Vcc	V	
V <sub>OL</sub>	Output Low Voltage During Verify		0.45	٧	I <sub>OL</sub> = 2.1 mA
VoH	Output High Voltage During Verify	2.4		٧	t <sub>OH</sub> = -400 μA
ICC2	V <sub>CC</sub> Supply Current (Program & Verify)		100	mA	
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current (Program)		50	mA	CE = V <sub>IL</sub>
V <sub>H</sub>	Ag inteligent Identifier Voltage	11.5	12.5	V	

#### NOTE:



<sup>1.</sup> V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.



A.C. PROGRAMMING CHARACTERISTICS (Over Specified Operating Conditions)

Cumbal	Bayamatan			Comments <sup>1</sup>		
Symbol	Parameter	Min	Тур	Max	Unit	(Note 1)
tas	Address Setup Time	2			μs	
toes	OE Setup Time	2			μs	
t <sub>DS</sub>	Data Setup Time	2			μs	
t <sub>AH</sub>	Address Hold Time	0		,	μs	
t <sub>DH</sub>	Data Hold Time	2			μs	
t <sub>DFP</sub> (4)	OE High to Output Float Delay	0		130	ns	
t <sub>VPS</sub>	V <sub>PP</sub> Setup Time	2		_	μs	
tvcs	V <sub>CC</sub> Setup Time	2			μs	
tCES	CE Setup Time	2			μs	
tpw	PGM Initial Program Pulse Width	0.95	1.0	1.05	ms	(Note 3)
topw	PGM Overprogram Pulse Width	2.85		78.75	ms	(Note 2)
t <sub>OE</sub>	Data Valid from OE			150	ns	


#### NOTES:

- 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
- 2. The length of the overprogram pulse may vary from 2.85 ms to 78.75 ms as a function of the iteration counter value X.
- 3. Initial Program Pulse width tolerance is 1 ms  $\pm 5\%$ .
- 4. Output Float is defined as the point where data is no longer driven-see timing diagram.

## \*A.C. CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%)	20 ns
Input Pulse Levels0.45	5V to 2.4V
Input Timing Reference Level0.8V	and 2.0V
Output Timing Reference Level 0.8V	/ and 2.0V





- The Input Timing Reference Level is 0.8V for V<sub>IL</sub> and 2V for a V<sub>IH</sub>.
   t<sub>OE</sub> and t<sub>DFP</sub> are characteristics of the device but must be accommodated by the programmer.
   When programming the M27128A, a 0.1 μF capacitor is required across V<sub>PP</sub> and ground to supress spurious voltage transients which can damage the device.