

54FCT573 Octal D-Type Latch with TRI-STATE® Outputs

General Description

The 'FCT573 is an octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (\overline{OE}) inputs.

This device is functionally identical to the 'FCT373 but has different pinouts.

Features

- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Useful as input or output port for microprocessors
- TTL input and output level compatible
- CMOS power consumption
- Functionally identical to 'FCT373
- TRI-STATE outputs for bus interfacing
- Output sink capability of 32 mA, source capability of 12 mA
- Standard Microcircuit Drawing (SMD) 5962-8863901

Ordering Code


Military	Package	Package Description
	Number	
54FCT573DMQB	J20A	20-Lead Ceramic Dual-In-Line
54FCT573FMQB	W20A	20-Lead Cerpack
54FCT573LMQB	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C

Connection Diagram





Pin Assignment for LCC



Pin Description			
Names			
D ₀ -D ₇	Data Inputs		
LE	Latch Enable Input (Active HIGH)		
ŌĒ	TRI-STATE Output Enable Input		
	(Active LOW)		
O ₀ -O ₇	TRI-STATE Latch Outputs		

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

© 1999 National Semiconductor Corporation

Functional Description


The 'FCT573 contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable ($\overline{\text{OE}}$) input. When \overline{OE} is LOW, the buffers are in the bi-state mode. When $\overline{\text{OE}}$ is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Function Table

Inputs			Outputs
ŌĒ	LE	D	0
L	Н	Н	Н
L	Н	L	L
L	L	Χ	O _o
Н	X	Χ	Z

H = HIGH Voltage Level

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

L = LOW Voltage Level

X = Immaterial $O_0 = Value$ stored from previous clock cycle

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature -65°C to +150°C Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias

-55°C to +175°C Ceramic

 $\rm V_{\rm CC}$ Pin Potential to

Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0V -30 mA to +5.0 mA Input Current (Note 2)

Voltage Applied to Any Output

in the Disabled or

-0.5V to +5.5VPower-Off State –0.5V to $V_{\rm CC}$ in the HIGH State

Current Applied to Output

in LOW State (Max) Twice the rated I_{OL} (mA) DC Latchup Source Current -500 mA

Recommended Operating Conditions

Free Air Ambient Temperature

-55°C to +125°C Military

Supply Voltage

Military +4.5V to +5.5V Minimum Input Edge Rate $(\Delta V/\Delta t)$ Data Input 50 mV/ns Enable Input 20 mV/ns

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these

conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		FCT573		Units	V _{cc}	Conditions	
			Min	Тур	Max	1		
V _{IH}	Input HIGH Voltage		2.0			V		Recognized HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54FCT	4.3			V	Min	I _{OH} = -300 μA
		54FCT	2.4					I _{OH} = -12 mA
V _{OL}	Output LOW Voltage	54FCT			0.2	V	Min	I _{OL} = 300 μA
		54FCT			0.5			I _{OL} = 32 mA
I _{IH}	Input HIGH Current				5	μΑ	Max	V _{IN} = V _{CC}
I _{IL}	Input LOW Current				-5	μΑ	Max	V _{IN} = 0.0V
I _{OZH}	Output Leakage Current				50	μA	0 – 5.5V	V _{OUT} = 2.7V; OE = 2.0V
I _{OZL}	Output Leakage Current				-50	μA	0 – 5.5V	V _{OUT} = 0.5V; OE = 2.0V
I _{os}	Output Short-Circuit Current				-60	mA	Max	V _{OUT} = 0.0V
I _{CCQ}	Quiescent Power Supply Current				1.5	mA	Max	V_{IN} < 0.2V or V_{IN} 5.3V, V_{CC} = 5.5V
Δl _{CC}	Quiescent Power Supply Current				2.0	mA	Max	$V_{I} = 3.4V, V_{CC} = 5.5V$
I _{CCD}	Dynamic I _{CC}				0.4	mA/ MHz	Max	Outputs Open, V_{CC} = 5.5V, V_{IN} 5.3V or V_{IN} < 0.2V, One Bit Toggling, 50% Duty Cycle, \overline{OE} = GND, LE = V_{CC}
I _{cc}	Total Power Supply Current				6.0	mA	Max	Outputs Open, f_{CP} = 10 MHz, V_{CC} = 5.5V, V_{IN} 5.3V or V_{IN} < 0.2V, One Bit Toggling, 50% Duty Cycle, \overline{OE} = GND, LE = V_{CC}

Symbol	Parameter	54F	-CT	Units	Fig. No.
		$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$	to +125°C	1	
			5V to 5.5V		
		C _L =	50 pF		
		Min	Max	7	
t _{PLH}	Propagation Delay	1.0	8.5	ns	Figure 4
t _{PHL}	D _n to O _n	1.0	8.5		
t _{PLH}	Propagation Delay	1.0	15.0	ns	Figure 4
PHL	LE to O _n	1.0	15.0		
PZH	Output Enable Time	1.0	13.5	ns	Figure 6
PZL		1.0	13.5		
PHZ	Output Disable Time	1.0	10.0	ns	Figure 6
t _{PLZ}	Time	1.0	10.0		

AC Operating Requirements


Symbol	Parameter	$T_A = -55^{\circ}$ $V_{CC} = 4$.	$54FCT$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 4.5V \text{ to } 5.5V$ $C_L = 50 \text{ pF}$		Fig. No.
		Min	Max		
t _s (H)	Set Time, HIGH	2.0		ns	Figure 7
t _s (L)	or LOW D _n to LE	2.0			
t _h (H)	Hold Time, HIGH	1.5		ns	Figure 7
$t_h(L)$	or LOW D _n to LE	1.5			
t _w (H)	Pulse Width,	6.0		ns	Figure 5
	LE HIGH				

Capacitance

Symbol	Parameter	Max	Units	Conditions
				(T _A = 25°C)
C _{IN}	Input Capacitance	10	pF	V _{CC} = 0V
C _{OUT} (Note 3)	Output Capacitance	12	pF	V _{CC} = 5.0V

Note 3: C_{OUT} is measured at frequency f = 1 MHz per MIL-STD-883B, Method 3012.

AC Loading



*Includes jig and probe capacitance

FIGURE 1. Test Load




FIGURE 2. Test Input Signal Levels

Amplitude	Rep. Rate	t _w	t _r	t _f
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 3. Test Input Signal Requirements




FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




FIGURE 5. Propagation Delay, Pulse Width Waveforms




FIGURE 6. TRI-STATE Output HIGH and LOW Enable and Disable Times






FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor

Europe
Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.