

September 1998

54FCT533

Octal Transparent Latch with TRI-STATE® Outputs


General Description


The FCT533 consists of eight latches with TRI-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is low, the data satisfying the input timing requirements is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the bus output is in the high impedance state.

Features

- Eight latches in a single package
- TTL input and output level compatible
- CMOS power consumption
- TRI-STATE outputs drive bus lines or buffer memory address registers
- Output sink capability of 32mA, source capability of 12 mA
- Inverted version of the FCT373
- Standard Microcircuit Drawing (SMD) 5962-8865101

Logic Symbols





| Pin | Description | | | |
|-----------------------------------|---------------------|--|--|--|
| Names | | | | |
| D ₀ -D ₇ | Data Inputs | | | |
| LE | Latch Enable Input | | | |
| ŌĒ | Output Enable Input | | | |
| $\overline{O}_0 - \overline{O}_7$ | TRI-STATE Latch | | | |
| | Outputs | | | |


TRI-STATE® is a registered trademark of National Semiconductor Corporation. FACT™ is a trademark of Fairchild Semiconductor Corporation.

© 1998 National Semiconductor Corporation

DS100969

Connection Diagrams

Pin Assignment for DIP and Flatpak



Truth Table

| Trutti Table | | | | | | |
|--------------|---------|----------------|--------------------|--|--|--|
| | Outputs | | | | | |
| LE | ŌĒ | D _n | \overline{O}_{n} | | | |
| Х | Н | X | Z | | | |
| Н | L | L | Н | | | |
| Н | L | Н | L | | | |
| 1 | 1 | × | <u> </u> | | | |

Pin Assignment

for LCC

14 15 16 17 18

 D_5 $\mathrm{\bar{O}}_5$ $\mathrm{\bar{O}}_6$ D_6 D_7

19 07

DS100969-4


H = HIGH Voltage Level

 \overline{O}_0 = Previous \overline{O}_0 before HIGH to Low transition of Latch Enable

Functional Description

The FCT533 contains eight D-type latches with TRI-STATE standard outputs. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE standard outputs are controlled by the Output Enable (OE) input. When OE is LOW, the standard outputs are in the 2-state mode. When \overline{OE} is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

www.national.com

Downloaded from Elcodis.com electronic components distributor

L = LOW Voltage Level Z = High Impedance

X = Immaterial

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (IIK)

DC Input Voltage (V_i) -0.5V to $V_{CC} + 0.5V$

DC Output Diode Current (I_{OK})

DC Output Source

or Sink Current (I_O) ± 50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) ±50 mA

Storage Temperature (T_{STG}) -65°C to +150°C

DC Latchup Source

or Sink Current

±300 mA

Junction Temperature (T_J)

175°C

Recommended Operating Conditions

Supply Voltage (V_{CC})

'FCT 4.5V to 5.5V Input Voltage (V_i) 0V to V_{CC} Output Voltage (V_O) 0V to V_{CC}

Operating Temperature (T_A)

54FCT -55°C to +125°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT® circuits outside databook specifications.

DC Characteristics for 'FCT Family Devices

| Symbol | ymbol Parameter | | FCT541 | | Units | V _{cc} | Conditions | |
|------------------|-----------------------------------|-----|--------|------|------------|-----------------|---|--|
| | | Min | Тур | Max | 1 | | | |
| V _{IH} | Input HIGH Voltage | 2.0 | | | V | | Recognized HIGH Signal | |
| V _{IL} | Input LOW Voltage | | | 0.8 | V | | Recognized LOW Signal | |
| V _{CD} | Input Clamp Diode Voltage | | | -1.2 | V | Min | I _{IN} = -18 mA | |
| V _{OH} | Output HIGH Voltage 54FCT | 4.3 | | | V | Min | I _{OH} = -300 μA | |
| | 54FCT | 2.4 | | | V | Min | I _{OH} = -12 mA | |
| V _{OL} | Output LOW Voltage 54FCT | | | 0.2 | V | Min | I _{OL} = 300 μA | |
| | 54FCT | | | 0.5 | V | Min | I _{OL} = 32 mA | |
| I _{IH} | Input HIGH Current | | | 5 | μA | Max | V _{IN} = V _{CC} | |
| I _{IL} | Input LOW Current | | | -5 | μA | Max | $V_{IN} = 0.0V$ | |
| I _{OZH} | Output Leakage Current | | | 10 | μA | Max | $V_{OUT} = 5.5V; \overline{OE}_n = 2.0V$ | |
| I _{OZL} | Output Leakage Current | | | -10 | μA | Max | $V_{OUT} = 0.0V; \overline{OE}_n = 2.0V$ | |
| los | Output Short-Circuit Current | | | -60 | mA | Max | V _{OUT} = 0.0V | |
| I _{ccq} | Quiescent Power Supply Current | | | 1.5 | mA | Max | V_{IN} < 0.2V or V_{IN} 5.3V, V_{CC} = 5.5V | |
| ΔI_{CC} | Quiescent Power Supply Current | | | 2.0 | mA | Max | $V_I = V_{CC} - 2.1V$ | |
| I _{CCD} | Dynamic I _{CC} | | | 0.4 | mA/ MHz | Max | V_{CC} = 5.5V, Outputs Open, One Bit Toggling, 50% Duty Cycle, \overline{OE}_n = GND | |
| Icc | Total Power Supply Current | | | 6.0 | mA | Max | $V_{CC} = 5.5V$, Outputs Open, fI = 10MHz, \overline{OE}_n = GND, One Bit Toggling, 50% Duty Cycle | |

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics 54FCT v_{cc} $T_A = -55^{\circ}C$ Fig. to +125°C Units Symbol **Parameter** (V) No. (Note 4) $C_L = 50 pF$ Min Max Propagation Delay 5.0 1.5 12.0 ns t_{PHL}, t_{PLH} D_n to O_n $t_{\rm PHL},\,t_{\rm PLH}$ Propagation Delay 5.0 2.0 14.0 LE to O_n 12.5 Output Enable Time 5.0 1.5 ns t_{PZL}, t_{PZH} Output Disable Time 5.0 1.5 8.5 ns t_{PHZ} , t_{PLZ}

Note 4: Voltage Range 5.0 is 5.0V ±0.5V.


AC Operating Requirements

| Symbol | Parameter | V _{cc} (V) (Note 5) | 54FCT T _A = -55°C to +125°C C _L = 50 pF Guaranteed Minimum | Units | Fig. No. |
|----------------|-------------------------|------------------------------|--|-------|-------------|
| t _S | Setup Time, HIGH or LOW | 5.0 | 2.0 | ns | |
| | D _n to LE | | | | |
| t _H | Hold Time, HIGH or LOW | 5.0 | 3.0 | ns | |
| | D _n to LE | | | | |
| t _W | LE Pulse Width, HIGH | 5.0 | 6.0 | ns | |


Note 5: Voltage Range 5.0 is 5.0V ± 0.5 V.

Capacitance

| Symbol | Parameter | Тур | Units | Conditions |
|-----------------|-------------------|-----|-------|------------------------|
| C _{IN} | Input Capacitance | 10 | pF | V _{CC} = OPEN |
| C _{PD} | Power Dissipation | 40 | pF | V _{CC} = 5.0V |
| | Capacitance | | | |



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 88
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.