

August 1998

# 54FCT273 Octal D-Type Flip-Flop

#### **General Description**

The 'FCT273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset  $(\overline{\mbox{MR}})$  inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the  $\overline{\text{MR}}$  input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

#### **Features**

- Eight edge-triggered D flip-flops
- Buffered common clock
- Buffered, asynchronous Master Reset
- See 'FCT377 for clock enable version
- See 'FCT373 for transparent latch version
- See 'FCT374 for TRI-STATE® version
- Output sink capability of 32 mA, source capability of 12 mA
- TTL input and output level compatible
- CMOS power consumption
- Standard Microcircuit Drawing (SMD) 5962-8765601


#### **Ordering Code**

Military	Package	Package Description	
	Number		
54FCT273DMQB	J20A	20-Lead Ceramic Dual-In-Line	
54FCT273FMQB	W20A	20-Lead Cerpack	
54FCT273LMQB	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C	

#### **Connection Diagrams**

# Pin Assignment for DIP and Flatpack





Pin	Description			
Names				
D <sub>0</sub> -D <sub>7</sub>	Data Inputs			
MR	Master Reset			
	(Active LOW)			
CP	Clock Pulse Input			
	(Active Rising Edge)			
Q <sub>0</sub> -Q <sub>7</sub>	Data Outputs			

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

© 1998 National Semiconductor Corporation

DS100956

#### **Truth Table**

#### **Mode Select-Function Table**


Operating Mode	Inputs			Output
	MR	СР	D <sub>n</sub>	Q <sub>n</sub>
Reset (Clear)	L	Х	Х	L
Load "1"	Н	N	h	Н
Load "0"	Н	N	I	L

H = HIGH Voltage Level steady state

h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition

sition
L = LOW Voltage Level steady state
I = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition
X = Immaterial
N = LOW-to-HIGH clock transition

## **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature  $-65^{\circ}$ C to +150 $^{\circ}$ C Ambient Temperature under Bias  $-55^{\circ}$ C to +125 $^{\circ}$ C

Junction Temperature under Bias

Ceramic -55°C to +175°C

 $\rm V_{\rm CC}$  Pin Potential to

 $\begin{array}{ll} \mbox{Ground Pin} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Voltage (Note 2)} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \end{array}$ 

Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disabled or

Power-Off State -0.5V to +4.75V in the HIGH State -0.5V to  $V_{CC}$ 

Current Applied to Output

in LOW State (Max) twice the rated  $I_{\rm OL}$  (mA) DC Latchup Source Current  $-500~{\rm mA}$ 

(Across Comm Operating Range)

Over Voltage Latchup  $V_{CC}$  + 4.5V

# Recommended Operating Conditions

Free Air Ambient Temperature

Military –55°C to +125°C

Supply Voltage

Military +4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Symbol	Р	Parameter		T240	Units	v	Conditions
			Min	Max	Units	V <sub>cc</sub>	
V <sub>IH</sub>	Input HIGH Voltage		2.0		V		Recognized HIGH Signal
V <sub>IL</sub>	Input LOW Volta	age		0.8	V		Recognized LOW Signal
V <sub>CD</sub>	Input Clamp Did	ode Voltage		-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	54FCT	4.3		V	Min	I <sub>OH</sub> = -300 uA
	Voltage	54FCT	2.4		V	Min	I <sub>OH</sub> = -12 mA
V <sub>OL</sub>	Output LOW	54FCT		0.2	V	Min	I <sub>OL</sub> = 300 μA
	Voltage	54FCT		0.5	V	Min	I <sub>OL</sub> = 32 mA
I <sub>IH</sub>	Input HIGH Current			5	μA	Max	V <sub>IN</sub> = 5.5V
I <sub>IL</sub>	Input LOW Current			-5	μA	Max	V <sub>IN</sub> = 0.0V
Ios	Output Short-Circuit Current			-60	mA	Max	V <sub>OUT</sub> = 0.0V
I <sub>CCQ</sub>	Power Supply Current			1.5	mA	Max	V <sub>IN</sub> = 0.2V or V <sub>IN</sub> = 5.3V
$\Delta I_{CC}$	Power Supply Current			2.0	mA	Max	V <sub>IN</sub> = 3.4V
I <sub>CCT</sub>	Total Power Supply Current			6.0	mA	Max	$V_{IN}$ = 3.4V or $V_{IN}$ = GND, $\overline{OE}$ = GND, $f_I$ = 10Mhz, outputs open, one bit toggling - 50% duty cycle
				4.0	mA	Max	$V_{IN}$ = 5.3V or $V_{IN}$ = 0.2V, $\overline{OE}$ = GND, $f_I$ = 10Mhz, outputs open, one bit toggling - 50% duty cycle
I <sub>CCD</sub>	Dynamic I <sub>CC</sub>			0.25	mA/MHz	Max	Outputs Open, OE = GND, One Bit Toggling, 50% Duty Cycle

#### **AC Electrical Characteristics**

Symbol	Parameter 54FCT		Units	Fig. No.	
		T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = 4.5V to 5.5V C <sub>L</sub> = 50 pF			
		Min	Max	7	
t <sub>PLH</sub>	Propagation Delay	2.0	15.0	ns	Figures 2, 5
t <sub>PHL</sub>	CP to O <sub>n</sub>	2.0	15.0		
t <sub>PHL</sub>	Propagation Delay MR to On	2.0	15.0	ns	Figures 2, 5

AC (	Operating	Requirements
------	-----------	--------------


			FCT		
Symbol		$T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$ Parameter $V_{CC} = 4.5\text{V to } 5.5\text{V}$ $C_L = 50 \text{ pF}$			Fig. No.
	Parameter			Units	
		Min	Max		
t <sub>s</sub> (H)	Setup Time, HIGH	3.5		ns	Figure 6
$t_s(L)$	or LOW D <sub>n</sub> to CP	3.5			
t <sub>h</sub> (H)	Hold Time, HIGH	2.5		ns	Figure 6
$t_h(L)$	or LOW D <sub>n</sub> to CP	2.5			
t <sub>w</sub> (H)	Pulse Width, CP,	7.0		ns	Figure 2
$t_w(L)$	HIGH or LOW	7.0			
t <sub>w</sub> (L)	Master Reset Pulse	7.0		ns	Figure 2
	Width, LOW				
t <sub>REC</sub>	Recovery Time	5.0		ns	Figure 6
	MR to CP				

# Capacitance

Symbol	Parameter	Max	Units	Conditions
				T <sub>A</sub> = 25°C
C <sub>IN</sub>	Input Capacitance	10	pF	V <sub>CC</sub> = 0V
C <sub>OUT</sub> (Note 3)	Output Capacitance	12	pF	V <sub>CC</sub> = 5.0V

Note 3:  $C_{OUT}$  is measured at frequency f = 1 MHz, per MIL-STD-833B, Method 3012.

### **AC** Loading



\*Includes jig and probe capacitance

FIGURE 1. Standard AC Test Load




FIGURE 2. Propagation Delay, Pulse Width Waveforms




FIGURE 3. V<sub>M</sub> = 1.5V Input Pulse Requirements

Amplitude	Rep. Rate	t <sub>w</sub>	t <sub>r</sub>	t <sub>f</sub>
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

FIGURE 4. Test Input Signal Requirements




FIGURE 5. Propagation Delay Waveforms for Inverting and Non-Inverting Functions







FIGURE 6. Setup Time, Hold Time and Recovery Time Waveforms





#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas Tel: 1-800-272-9959

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 88
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466

Email: sea.support@nsc.com

National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.