

# 54F/74F283 4-Bit Binary Full Adder with Fast Carry

## **General Description**

# **Features**

The 'F283 high-speed 4-bit binary full adder with internal carry lookahead accepts two 4-bit binary words  $(A_0-A_3,\,B_0-B_3)$  and a Carry input  $(C_0)$ . It generates the binary Sum outputs  $(S_0-S_3)$  and the Carry output  $(C_4)$  from the most significant bit. The 'F283 will operate with either active HIGH or active LOW operands (positive or negative logic).

■ Guaranteed 4000V minimum ESD protection


Commercial	Military	Package Number	Package Description			
74F283PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line			
	54F283DM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line			
74F283SC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC			
74F283SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ			
	54F283FM (Note 2)	W16A	16-Lead Cerpack			
	54F283LL (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C			

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

# **Logic Symbols**

# **Connection Diagrams**



© 1995 National Semiconductor Corporation TL/F/9513

RRD-B30M105/Printed in U. S. A.

## **Unit Loading/Fan Out**

Pin Names		54F/74F					
	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>				
A <sub>0</sub> -A <sub>3</sub>	A Operand Inputs	1.0/2.0	20 μA/ – 1.2 mA				
B <sub>0</sub> -B <sub>3</sub>	B Operand Inputs	1.0/2.0	20 μA/ – 1.2 mA				
C <sub>0</sub>	Carry Input	1.0/1.0	20 μA/ – 0.6 mA				
S <sub>0</sub> -S <sub>3</sub>	Sum Outputs	50/33.3	−1 mA/20 mA				
C <sub>4</sub>	Carry Output	50/33.3	−1 mA/20 mA				

#### **Functional Description**

The 'F283 adds two 4-bit binary words (A plus B) plus the incoming Carry ( $C_0$ ). The binary sum appears on the Sum ( $S_0$ – $S_3$ ) and outgoing carry ( $C_4$ ) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.

$$\begin{array}{c} 2^0 \left( \mathsf{A}_0 + \mathsf{B}_0 + \mathsf{C}_0 \right) + 2^1 \left( \mathsf{A}_1 + \mathsf{B}_1 \right) \\ + 2^2 \left( \mathsf{A}_2 + \mathsf{B}_2 \right) + 2^3 \left( \mathsf{A}_3 + \mathsf{B}_3 \right) \\ = \mathsf{S}_0 + 2\mathsf{S}_1 + 4\mathsf{S}_2 + 8\mathsf{S}_3 + 16\mathsf{C}_4 \\ \text{Where } (+) = \mathsf{plus} \end{array}$$

Interchanging inputs of equal weight does not affect the operation. Thus  $C_0$ ,  $A_0$ ,  $B_0$  can be arbitrarily assigned to pins 5, 6 and 7 for DIPS, and 7, 8 and 9 for chip carrier packages. Due to the symmetry of the binary add function, the 'F283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). See *Figure 1*. Note that if  $C_0$  is not used it must be tied LOW for active HIGH logic or tied HIGH for active LOW logic.


Due to pin limitations, the intermediate carries of the 'F283 are not brought out for use as inputs or outputs. However,


other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. Figure 2 shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder (A3, B3) LOW makes  $S_3$  dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, Figure  $\it 3$  shows a way of dividing the 'F283 into a 2-bit and a 1-bit adder. The third stage adder (A2, B2, S2) is used merely as a means of getting a carry (C10) signal into the fourth stage (via A2 and B2) and bringing out the carry from the second stage on S2. Note that as long as A2 and B2 are the same, whether HIGH or LOW, they do not influence S2. Similarly, when A2 and B2 are the same the carry into the third stage does not influence the carry out of the third stage. Figure 4 shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs S<sub>0</sub>, S<sub>1</sub> and S<sub>2</sub> present a binary number equal to the number of inputs  $I_1-I_5$  that are true. Figure 5 shows one method of implementing a 5-input majority gate. When three or more of the inputs I1-I5 are true, the output  $M_5$  is true.

	Co	A <sub>0</sub>	<b>A</b> <sub>1</sub>	A <sub>2</sub>	$A_3$	B <sub>0</sub>	B <sub>1</sub>	B <sub>2</sub>	$B_3$	S <sub>0</sub>	S <sub>1</sub>	$S_2$	$S_3$	C <sub>4</sub>
Logic Levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

Active HIGH: 0 + 10 + 9 = 3 + 16 Active LOW: 1 + 5 + 6 = 12 + 0

FIGURE 1. Active HIGH versus Active LOW Interpretation





#### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

 $\begin{array}{lll} \text{Storage Temperature} & -65^{\circ}\text{C to} + 150^{\circ}\text{C} \\ \text{Ambient Temperature under Bias} & -55^{\circ}\text{C to} + 125^{\circ}\text{C} \\ \text{Junction Temperature under Bias} & -55^{\circ}\text{C to} + 175^{\circ}\text{C} \\ \text{Plastic} & -55^{\circ}\text{C to} + 150^{\circ}\text{C} \\ \end{array}$ 

V<sub>CC</sub> Pin Potential to

Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ )

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{TRI-STATE} \odot \text{Output} & -0.5 \text{V to } +5.5 \text{V} \end{array}$ 

Current Applied to Output in LOW State (Max) twice the rated I<sub>OL</sub> (mA) ESD Last Passing Voltage (Min) 4000V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

# Recommended Operating Conditions

Free Air Ambient Temperature

Supply Voltage

Military +4.5V to +5.5V Commercial +4.5V to +5.5V

## **DC Electrical Characteristics**


Symbol	Parameter		54F/74F			Units	v <sub>cc</sub>	Conditions	
Syllibol			Min	Тур	Max	Units	VCC	Conditions	
$V_{IH}$	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal		
$V_{IL}$	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
$V_{CD}$	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{\text{IN}} = -18 \text{ mA}$	
V <sub>OH</sub>	Output HIGH 54F 10% V <sub>CC</sub> Voltage 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub>		2.5 2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW 54F 10% V <sub>CC</sub> Voltage 74F 10% V <sub>CC</sub>				0.5 0.5	٧	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
I <sub>IH</sub>	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	V <sub>IN</sub> = 2.7V	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	V <sub>IN</sub> = 7.0V	
I <sub>CEX</sub>	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$	
V <sub>ID</sub>	Input Leakage Test	74F	4.75			٧	0.0	$I_{\text{ID}} = 1.9  \mu\text{A}$ All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded	
I <sub>IL</sub>	Input LOW Current				−0.6 −1.2	mA	Max	$V_{IN} = 0.5V (C_O)$ $V_{IN} = 0.5V (A_n, B_n)$	
Ios	Output Short-Circuit Current		-60		-150	mA	Max	V <sub>OUT</sub> = 0V	
I <sub>CCH</sub>	Power Supply Current			36	55	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Current			36	55	mA	Max	$V_O = LOW$	


# **AC Electrical Characteristics**


Symbol	Parameter				T <sub>A</sub> , V <sub>C</sub>	4F C = Mil 50 pF	74F  T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		Units
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay C <sub>0</sub> to S <sub>n</sub>	3.5 3.0	7.0 7.0	9.5 9.5	3.5 3.0	14.0 14.0	3.5 3.0	11.0 11.0	ns
t <sub>PLH</sub>	Propagation Delay  A <sub>n</sub> or B <sub>n</sub> to S <sub>n</sub>	3.0 3.0	7.0 7.0	9.5 9.5	3.0 3.0	17.0 14.0	3.0 3.0	13.0 11.5	ns
t <sub>PLH</sub>	Propagation Delay C <sub>0</sub> to C <sub>4</sub>	3.0 3.0	5.7 5.4	7.5 7.0	3.0 2.5	10.5 10.0	3.0 3.0	8.5 8.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A <sub>n</sub> or B <sub>n</sub> to C <sub>4</sub>	3.0 2.5	5.7 5.3	7.5 7.0	3.0 2.5	10.5 10.0	3.0 2.5	8.5 8.0	ns


# **Ordering Information**

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:










# Physical Dimensions inches (millimeters) (Continued) 0.050 - 0.080



NS Package Number W16A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** 

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

**National Semiconductor** Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 **National Semiconductor** Hong Kong Ltd.

13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.
Tsimshatsui, Kowloon

Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications