

March 1997

## Features

- Performs Memory Address Latch and Decoder Functions Multiplexed or Non-Multiplexed
- Interfaces Directly with the CDP1800-Series Microprocessors
- · Allows Decoding for Systems Up to 32K Bytes

## **Ordering Information**

5V	10V	TEMP. RANGE	PACKAGE	PKG. NO.
CDP1883CE	CDP1883E	-40 <sup>0</sup> C to +85 <sup>0</sup> C	PDIP	E20.3

## Description

The CDP1883 is a CMOS 7-bit memory latch and decoder circuit intended for use in CDP1800-series microprocessor systems. It can serve as a direct interface between the multiplexed address bus of this system and up to four 8K x 8-bit memories to implement a 32K-byte memory system. With four 4K x 8-bit memories, a 16K-byte system can be decoded.

and Decoder Memory Interfaces

CDP1883,

**CDP1883C** 

**CMOS 7-Bit Latch** 


The device is also compatible with non-multiplexed address bus microprocessors. By connecting the clock input to  $V_{DD}$ , the latches are in the data-following mode and the decoded outputs can be used in general-purpose memory-system applications.

The CDP1833 is compatible with CDP1800-series microprocessors operating at maximum clock frequency.

The CDP1883 and CDP1883C are functionally identical. They differ in that the CDP1883 has a recommended operating voltage range of 4V to 10.5V and the C version has a recommended operating voltage range of 4V to 6.5V.

The CDP1883 and CDP1883C are supplied in 20 lead dualin-line plastic packages (E Suffix).

### Pinout



CDP1883, CDP1883C (PDIP)

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999 4-129

## **Absolute Maximum Ratings** DC Supply Voltage Range, (V<sub>DD</sub>)

(All Voltages Referenced to V<sub>SS</sub> Terminal)

CDP1883C.....--0.5V to +7V Input Voltage Range, All Inputs  $\ldots \ldots$  -0.5V to V\_DD +0.5V 

#### **Thermal Information**

Thermal Resistance (Typical)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
PDIP Package	80
Device Dissipation Per Output Transistor	
T <sub>A</sub> = Full Package Temperature Range	100mW
Operating Temperature Range (T <sub>A</sub> )	
Package Type E40	) <sup>o</sup> C to +85 <sup>o</sup> C
Storage Temperature Range (T <sub>STG</sub> )65 <sup>0</sup>	<sup>o</sup> C to +150 <sup>o</sup> C
Lead Temperature (During Soldering)	
At distance 1/16 $\pm$ 1/32 ln. (1.59 $\pm$ 0.79mm)	
from case for 10s max	+265 <sup>0</sup> C

CAUTION: Stresses above those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied.

Recommended Operating Conditions At T<sub>A</sub> = Full Package Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

		CDP	1883	CDP1		
PARAMETER	SYMBOL	MIN	МАХ	MIN	MAX	UNITS
DC Operating Voltage Range		4	10.5	4	6.5	V
Input Voltage Range		V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V

#### Static Electrical Specifications At $T_A = -40^{\circ}$ C to $+85^{\circ}$ C, $V_{DD} \pm 5\%$ , Except as Noted:

		CONDITIONS			CDP1883						
PARAMETER	SYMBOL	V <sub>O</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	MIN	(NOTE 1) TYP	МАХ	MIN	(NOTE 1) TYP	МАХ	UNITS
Quiescent Device I <sub>DD</sub>		-	0, 5	5	-	1	10	-	5	50	μΑ
Current		-	0, 10	10	-	10	100	-	-	-	μΑ
Output Low Drive	I <sub>OL</sub>	0.4	0, 5	5	1.6	3.2	-	1.6	3.2	-	mA
(Sink) Current		0.5	0, 10	10	3.2	6.4	-	-	-	-	mA
Output High Drive	Іон	4.6	0, 5	5	-1.15	-2.3	-	-1.15	-2.3	-	mA
(Source) Current		9.5	0, 10	10	-2.3	-4.6	-	-	-	-	mA
Output Voltage Low-Level (Note 2)	V <sub>OL</sub>	-	0, 5	5	-	0	0.1	-	0	0.1	V
		-	0, 10	10	-	0	0.1	-	-	-	V
Output Voltage	V <sub>OH</sub>	-	0, 5	5	4.9	5	-	4.9	5	-	V
High-Level (Note 2)		-	0, 10	10	9.9	10	-	-	-	-	V
Input Low Voltage	VIL	0.5, 4.5	-	5	-	-	1.5	-	-	1.5	V
		0.5, 9.5	-	10	-	-	3	-	-	-	V
Input High Voltage	VIH	0.5, 4.5	-	5	3.5	-	-	3.5	-	-	V
		0.5, 9.5	-	10	7	-	-	-	-	-	V
Input Leakage Current	I <sub>IN</sub>	Any	0, 5	5	-	-	±1	-	-	±1	μA
		Input	0, 10	10	-	-	±2	-	-	-	μA
Operating Current	I <sub>DD1</sub>	0, 5	0, 5	5	-	-	2	-	-	2	mA
(Note 3)		0, 10	0, 10	10	-	-	4	-	-	-	mA

		CONDITIONS			CDP1883						
PARAMETER	SYMBOL	V <sub>O</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	MIN	(NOTE 1) TYP	мах	MIN	(NOTE 1) TYP	МАХ	UNITS
Minimum Data Retention Voltage	V <sub>DR</sub>	N	$V_{DD} = V_{DF}$	2	-	2	2.4	-	2	2.4	V
Data Retention Current	I <sub>DR</sub>	١	√ <sub>DD</sub> = 2.4∖	/	-	0.01	1	-	0.5	5	μA
Input Capacitance	C <sub>IN</sub>	-	-	-	-	5	7.5	-	5	7.5	pF
Output Capacitance	C <sub>OUT</sub>	-	-	-	-	10	15	-	10	15	pF


NOTES:

1. Typical values are for  $T_A = +25^{\circ}C$ .

2.  $I_{OL} = I_{OH} = \mu A$ 

3. Operating current measured at 200kHz for  $V_{DD}$  = 5V and 400kHz for  $V_{DD}$  = 10V, with outputs open circuit.

## Functional Diagram



## Signal Descriptions/Pin Functions

**CLOCK:** Latch Input Control - a high on the clock input will allow data to pass through the latch to the output pin. Data is latched on the high-to-low transition of the clock input. This pin is connected to TPA in CDP1800-series systems and tied to  $V_{DD}$  for other applications.

**MA0 - MA4:** Address inputs to the high-byte address latches.

**MA5 - MA6:** High byte address inputs decoded to produce chip selects  $\overline{CS0}$  -  $\overline{CS3}$ .

 $\overline{CE}$ : CHIP ENABLE input - A low on this pin will enable the chip select decoder. A high on this pin forces  $\overline{CS0}$ ,  $\overline{CS1}$ ,  $\overline{CS2}$ , and  $\overline{CS3}$  outputs to a high (false) state.

A8 - A12: Latched high-byte address outputs.

**CS0** - **CS3**: One of four latched and decoded Chip Select outputs.

V<sub>DD</sub>, V<sub>SS</sub>: Power and ground pins, respectively.

	INP	UTS		OUTPUTS					
CE	CLK	MA5	MA6	CS0	CS1	CS2	CS3		
0	1	0	0	0	1	1	1		
0	1	1	0	1	0	1	1		
0	1	0	1	1	1	0	1		
0	1	1	1	1	1	1	0		
0	0	Х	Х		Previou	is State			
1	Х	Х	Х	1	1	1	1		

TRUTH TABLE

#### TRUTH TABLE

	INPUTS		OUTPUTS
CE	CLK	MA0 - 4	A8 - A12
х	1	1	1
х	1	0	0
х	0	Х	Previous State

X = Don't Care

## Application Information

The CDP1883 and CDP1883C can be interfaced, without external components, with CDP1800-series microprocessor systems. These microprocessors feature a multiplexed address bus and provide an address latch signal (TPA) that is used as the clock input of the CDP1883. See Figure 2 and Figure 3.

This signal is used to latch 7 bits of the high-order address. The lower five high-order address inputs are latched and held to be used with the eight lower-order address inputs to access an  $8K \times 8$ -bit memory. The two upper high-order address inputs are latched and decoded for use as chip selects.

The latched address and decoding functions of the CDP1883 and CDP1883C allow them to operate with 32Kbyte memory systems. In addition, smaller memory systems can be configured with 4K x 8-bit or smaller memories, or a mix of memory sizes up to 8K x 8-bit.

**Dynamic Electrical Specifications**  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{DD} \pm 5\%$ ,  $t_R$ ,  $t_F = 20$ ns,  $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100$ pF. See Figure 1

				CDP1883	5				
PARAMETER		V <sub>DD</sub> (V)	MIN	(NOTE 1) TYP	(NOTE 2) MAX	MIN	(NOTE 1) TYP	(NOTE 2) MAX	UNITS
Minimum Setup Time,	<sup>t</sup> MACL	5	-	10	35	-	10	35	ns
Memory Address to CLOCK		10	-	8	25	-	-	-	ns
Minimum Hold Time,	<sup>t</sup> CLMA	5	-	8	25	-	8	25	ns
Memory Address After CLOCK		10	-	8	25	-	-	-	ns
Minimum CLOCK Pulse Width	<sup>t</sup> CLCL	5	-	50	75	-	50	75	ns
		10	-	25	40	-	-	-	ns
PROPAGATION DELAY TIMES									
Chip Enable to Chip Select	tCECS	5	-	75	150	-	75	150	ns
		10	-	45	100	-	-	-	ns
CLOCK to Chip Select	tCLCS	5	-	100	175	-	100	175	ns
		10	-	65	125	-	-	-	ns

# CDP1883, CDP1883C

	CDP1883				3		CDP18830	C	
PARAMETER		V <sub>DD</sub> (V)	MIN	(NOTE 1) TYP	(NOTE 2) MAX	MIN	(NOTE 1) TYP	(NOTE 2) MAX	UNITS
CLOCK to Address	t <sub>CLA</sub>	5	-	100	175	-	100	175	ns
		10	-	65	125	-	-	-	ns
Memory Address to Chip Select	tMACS	5	-	100	175	-	100	175	ns
		10	- 1	75	125	-	-	-	ns
Memory Address to Address	t <sub>MAA</sub>	5	-	80	125	-	80	125	ns
		10	-	40	60	-	-	-	ns
CE			VALID C	HIP ENABLE					
	<b>&gt;</b>	V	tCECS		tCECS	->	<b>-</b>		
$\overline{\text{CS0}}, \overline{\text{CS1}}, \overline{\text{CS2}}, \overline{\text{CS3}}$		<u>+</u>				;	7		
CLOCK			?	ťM	ACS ->	X		MACS	
t <sub>CL1</sub>	◄	Y ADDRESS	رک کر S SETUP /	AND HOLD T					
<u>CS0, CS1, CS2, CS3</u>	(B) MEMOR	Y ADDRESS		AND HOLD T	IME				
<u>CS0, CS1, CS2, CS3</u>	(B) MEMOR	Y ADDRESS			IME				

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

