

54F/74F192 Up/Down Decade Counter with Separate Up/Down Clocks

General Description

The 'F192 is an up/down BCD decade (8421) counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Indi-

vidual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (\overline{PL}) and the Master Reset (MR) inputs asynchronously override the clocks.

Features

■ Guaranteed 4000V minimum ESD protection


Commercial	Military	Package Number	Package Description
74F192PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
	54F192DM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line
74F192SC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC
74F192SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ
	54F192FM (Note 2)	W16A	16-Lead Cerpack
	54F192LM (Note 2)	E20A	20-Lead Ceramic Leadless Chip Carrier, Type C

Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.

Logic Symbols

Connection Diagrams



© 1995 National Semiconductor Corporation TL/F/949

RRD-B30M75/Printed in U. S. A.

Unit Loading/Fan Out

		54F/74F			
Pin Names	· · · · · · · · · · · · · · · ·	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
CPU	Count Up Clock Input (Active Rising Edge)	1.0/3.0	20 μA/ – 1.8 mA		
CPD	Count Down Clock Input (Active Rising Edge)	1.0/3.0	20 μA/ – 1.8 mA		
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	20 μA/ -0.6 mA		
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 μA/ -0.6 mA		
P ₀ -P ₃	Parallel Data Inputs	1.0/1.0	20 μA/ -0.6 mA		
Q ₀ -Q ₃	Flip-Flop Outputs	50/33.3	-1 mA/20 mA		
TCD	Terminal Count Down (Borrow) Output (Active LOW)	50/33.3	-1 mA/20 mA		
TCU	Terminal Count Up (Carry) Output (Active LOW)	50/33.3	-1 mA/20 mA		

Functional Description

The 'F192 is an asynchronously presettable decade counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW.

The Terminal Count Up (\overline{TC}_U) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When the circuit has reached the maximum count state 9, the next HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until CP $_U$ goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the \overline{TC}_U outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$\begin{split} & \overline{TC}_U = Q_0 \bullet Q_3 \bullet \overline{CP}_U \\ & \overline{TC}_D = \overline{Q}_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet \overline{Q}_3 \bullet \overline{CP}_D \end{split}$$

The 'F192 has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (\overline{PL}) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input (P_0-P_3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or

load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

Function Table

MR	PL	CPU	CPD	Mode
Н	Х	Х	Х	Reset (Asyn.)
L	L	Х	Χ	Preset (Asyn.)
L	Н	Н	Н	No Change
L	Н		Н	Count Up
L	Н	Н		Count Down


H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

✓ = LOW-to-HIGH Clock Transition

State Diagram



TL/F/9496-4



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V_{CC} Pin Potential to

Ground Pin -0.5V to +7.0V
Input Voltage (Note 2) -0.5V to +7.0V
Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{ll} \text{Standard Output} & -0.5 \text{V to V}_{\text{CC}} \\ \text{TRI-STATE} \tiny{\textcircled{\tiny{\$}}} & \text{Output} & -0.5 \text{V to } +5.5 \text{V} \end{array}$

Current Applied to Output in LOW State (Max)

te (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Supply Voltage

Military + 4.5V to + 5.5V Commercial + 4.5V to + 5.5V

DC Electrical Characteristics

Symbol	Parameter		54F/74F			Units	v _{cc}	Conditions	
Symbol	raiaille	itei	Min	Тур	Max	Onits	VCC	Conditions	
V_{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V_{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V_{CD}	Input Clamp Diode Vo	oltage			-1.2	V	Min	$I_{\text{IN}} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			V	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	٧	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
I _{IH}	Input HIGH Current	54F 74F			20.0 5.0	μΑ	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current Breakdown Test	54F 74F			100 7.0	μΑ	Max	V _{IN} = 7.0V	
I _{CEX}	Output HIGH Leakage Current	54F 74F			250 50	μΑ	Max	$V_{OUT} = V_{CC}$	
V _{ID}	Input Leakage Test	74F	4.75			٧	0.0	$I_{\text{ID}} = 1.9 \mu\text{A}$ All Other Pins Grounded	
I _{OD}	Output Leakage Circuit Current	74F			3.75	μΑ	0.0	V _{IOD} = 150 mV All Other Pins Grounded	
I _{IL}	Input LOW Current				-0.6 -1.8	mA	Max	$V_{IN} = 0.5V$, Except CP_u , CP_D $V_{IN} = 0.5V$, CP_u , CP_D	
Ios	Output Short-Circuit (Current	-60		-150	mA	Max	V _{OUT} = 0V	
I _{CCL}	Power Supply Curren	t		38	55	mA	Max	V _O = LOW	


AC F	lactrica	I Chara	cteristics
AC E	ieciiica	ı Gilala	16161121162


		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			54F T _A , V _{CC} = Mil C _L = 50 pF		74F T _A , V _{CC} = Com C _L = 50 pF		Units
Symbol	Parameter								
		Min	Тур	Max	Min	Max	Min	Max	
f _{max}	Maximum Clock Frequency	100	125		75		90		MHz
t _{PLH} t _{PHL}	Propagation Delay CP_{D} or CP_{D} to \overline{TC}_{U} or \overline{TC}_{D}	4.0 3.5	7.0 6.0	9.0 8.0	4.0 3.5	10.5 9.5	4.0 3.5	10.0 9.0	ns
t _{PLH}	Propagation Delay CP _U or CP _D to Q _n	4.0 5.5	6.5 9.5	8.5 12.5	4.0 5.5	10.0 14.0	4.0 5.5	9.5 13.5	ns
t _{PLH}	Propagation Delay P _n to Q _n	3.0 6.0	4.5 11.0	7.0 14.5	3.0 6.0	8.5 16.5	3.0 6.0	8.0 15.5	ns
t _{PLH}	Propagation Delay PL to Q _n	5.0 5.5	8.5 10.0	11.0 13.0	5.0 5.5	13.5 15.0	5.0 5.5	12.0 14.0	ns
t _{PHL}	Propagation Delay MR to Q _n	6.5	11.0	14.5	6.5	16.0	6.5	15.5	
t _{PLH}	Propagation Delay MR to TC _U	6.0	10.5	13.5	6.0	15.0	6.0	14.5	ns
t _{PHL}	Propagation Delay MR to TC _D	7.0	11.5	14.5	7.0	16.0	7.0	15.5	
t _{PLH} t _{PHL}	Propagation Delay PL to TC _U or TC _D	7.0 7.0	12.0 11.5	15.5 14.5	7.0 7.0	18.5 17.5	7.0 7.0	16.5 15.5	ns
t _{PLH}	Propagation Delay P _n to TC _U or TC _D	7.0 6.5	11.5 11.0	14.5 14.0	7.0 6.5	16.5 16.5	7.0 6.5	15.5 15.0	ns


AC Operating Requirements

Symbol		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		54F T _A , V _{CC} = Mil		74F T _A , V _{CC} = Com		Units
	Parameter							
		Min	Max	Min	Max	Min	Max	
t _s (H) t _s (L)	Setup Time, HIGH or LOW P _n to PL	4.5 4.5		6.0 6.0		5.0 5.0		ns
t _h (H)	Hold Time, HIGH or LOW P _n to PL	2.0 2.0		2.0 2.0		2.0 2.0		115
t _w (L)	PL Pulse Width, LOW	6.0		7.5		6.0		ns
t _w (L)	CP _U or CP _D Pulse Width, LOW	5.0		7.0		5.0		ns
t _w (L)	CP _U or CP _D Pulse Width, LOW (Change of Direction)	10.0		12.0		10.0		ns
t _w (H)	MR Pulse Width, HIGH	6.0		6.0		6.0		ns
t _{rec}	Recovery Time PL to CP _U or CP _D	6.0		8.0		6.0		ns
t _{rec}	Recovery Time MR to CP _U or CP _D	4.0		4.5		4.0		ns


Ordering Information The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows: <u>74F</u> <u>192</u> ş ç Temperature Range Family 74F = Commercial 54F = Military Special Variations X = Devices shipped in 13" reels QB = Military grade with environmental and burn-in processing shipped in tubes Device Type Package Code Temperature Range P = Plastic DIP C=Commercial (0°C to +70°C) D = Ceramic DIP $M = Military (-55^{\circ}C to + 125^{\circ}C)$ F = Flatpak L = Leadless Ceramic Chip Carrier (LCC) S = Small Outline SOIC JEDEC SJ = Small Outline SOIC EIAJ







Physical Dimensions inches (millimeters) (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240 National Semiconductor GmbH Livry-Gargan-Str. 10 D-82256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649

Fax: (81-41) 35-1

National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-Ku Chiba-City, Ciba Prefecture 261

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181 National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.