R1WV3216R Series

32Mb Advanced LPSRAM (2M wordx16bit)

REJ03C0215-0300Z
Rev.3.00
2008.03.03

Description

The R1WV3216R Series is a family of low voltage 32-Mbit static RAMs organized as 2097152-words by 16-bit, fabricated by Renesas's high-performance 0.15um CMOS and TFT technologies.

The R1WV3216R Series is suitable for memory applications where a simple interfacing , battery operating and battery backup are the important design objectives.

The R1WV3216R Series is made by stacked-micro-package technology and two chips of 16Mbit Advanced LPSRAMs are assembled in one package.

The R1WV3216R Series is packaged in a 52pin micro thin small outline mount device[µTSOP / 10.79mm x 10.49mm with the pin-pitch of 0.4mm] or a 48balls fine pitch ball grid array [f-BGA / 7.5mmx8.5mm with the ball-pitch of 0.75mm and 6x8 array] . It gives the best solution for a compaction of mounting area as well as flexibility of wiring pattern of printed circuit boards.

Features

- Single 2.7-3.6V power supply
- Small stand-by current:4µA (3.0V, typ.)
- Data retention supply voltage =2.0V
- No clocks, No refresh
- All inputs and outputs are TTL compatible.
- Easy memory expansion by CS1#, CS2, LB# and UB#
- Common Data I/O
- Three-state outputs: OR-tie capability
- OE# prevents data contention on the I/O bus
- Process technology: 0.15um CMOS

Ordering Information

Type No.	Access time	Package
R1WV3216RSD-7S%	70 ns	350-mil 52-pin plastic µ - TSOP(II) (normal-bend type) (52PTG)
R1WV3216RSD-8S%	85 ns	
R1WV3216RBG-7S%	70 ns	7.5mmx8.5mm f-BGA 0.75mm pitch 48ball
R1WV3216RBG-8S%	85 ns	

% - Temperature version; see table below

%	Temperature Range
R	0 ~ +70 ºC
I	-40 ~ +85 ºC

Pin Arrangement

52-pin µTSOP



48-pin fBGA



(Top view)

Pin Description

Pin name	Function
A0 to A20	Address input (Word mode)
A-1 to A20	Address input (Byte mode)
DQ 0 to DQ15	Data input/output
CS1# &CS2	Chip select
WE#	Write enable
OE#	Output enable
LB#	Lower byte select
UB#	Upper byte select
Vcc	Power supply
Vss	Ground
BYTE#	Byte (x8 mode) enable input
NC	Non connection

Note: Byte Mode is supported by only 52-pin µTSOP type.

Block Diagram



Note: BYTE# pin is supported by only 52-pin µTSOP type.

Operating Table

CS1#	CS2	BYTE#	LB#	UB#	WE#	OE#	DQ0-7	DQ8-14	DQ15	Operation
H	X	X	X	X	X	X	High-Z	High-Z	High-Z	Stand by
X	L	X	X	X	X	X	High-Z	High-Z	High-Z	Stand by
X	X	H	H	H	X	X	High-Z	High-Z	High-Z	Stand by
L	H	H	L	H	L	X	Din	High-Z	High-Z	Write in lower byte
L	H	H	L	H	H	L	Dout	High-Z	High-Z	Read from lower byte
L	H	X	X	X	H	H	High-Z	High-Z	High-Z	Output disable
L	H	H	H	L	L	X	High-Z	Din	Din	Write in upper byte
L	H	H	H	L	H	L	High-Z	Dout	Dout	Read from upper byte
L	H	H	L	L	L	X	Din	Din	Din	Write
L	H	H	L	L	H	L	Dout	Dout	Dout	Read
L	H	L	L	L	L	X	Din	High-Z	A-1	Write
L	H	L	L	L	H	L	Dout	High-Z	A-1	Read

Note 1. H:VIH L:VIL X: VIH or VIL
2. BYTE# pin is supported by only 52-pin µTSOP type. When apply BYTE# ="L" , please assign LB#=UB#="L".

Absolute Maximum Ratings

Parameter	Symbol	Value		Unit
Power supply voltage relative to Vss	Vcc	-0.5 to +4.6		V
Terminal voltage on any pin relation toVss	V_T	-0.5*1 to Vcc+0.3*2		V
Power dissipation	P_T	0.7		W
Operation temperature	Topr	R ver. *3	0 to +70	ºC
		I ver. *3	-40 to +85	ºC
Storage temperature	Tstg	-65 to +150		ºC
Storage temperature range under bias	Tbias	R ver. *3	0 to +70	ºC
		I ver. *3	-40 to +85	ºC

Note 1: -2.0V in case of AC (Pulse width ≤ 30ns)
2: Maximum voltage is +4.6V
3: Temperature range depends on R/I-version. Please see table on page 2.

Recommended Operating Conditions

Parameter		Symbol	Min.	Typ.	Max.	Unit	Note
Supply voltage		Vcc	2.7	3.0	3.6	V	
		Vss	0	0	0	V	
Input high voltage		V_{IH}	2.4	-	Vcc+0.2	V	
Input low voltage		V_{IL}	-0.2	-	0.4	V	1
Ambient temperature range	R ver.	Ta	0	-	+70	ºC	2
	I ver.		-40	-	+85	ºC	2

Note 1. –2.0V in case of AC (Pulse width ≤ 30ns)
2. Ambient temperature range depends on R/I-version. Please see table on page 2.

DC Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions*3	
Input leakage current	$\|I_{LI}\|$	-	-	1	µA	Vin=Vss to Vcc	
Output leakage current	$\|I_{LO}\|$	-	-	1	µA	BYTE# ≥Vcc-0.2V or BYTE# ≤ 0.2V, CS1# =V_{IH} or CS2=V_{IL} or OE# = V_{IH} or WE# =V_{IL} or LB# =UB# =V_{IH},$V_{I/O}$=Vss to Vcc	
Average operating current	I_{CC1}	-	30 *1	55	mA	BYTE# ≥Vcc-0.2V or BYTE# ≤ 0.2V, Min. cycle, duty =100% $I_{I/O}$ = 0 mA, CS1# =V_{IL}, CS2=V_{IH} Others = V_{IH} / V_{IL}	
	I_{CC2}	-	3 *1	8	mA	BYTE# ≥Vcc-0.2V or BYTE# ≤ 0.2V, Cycle time = 1 µs, $I_{I/O}$ = 0 mA, CS1#≤ 0.2V, CS2 ≥ V_{CC}-0.2V V_{IH} ≥ V_{CC}-0.2V , V_{IL} ≤ 0.2V, duty=100%	
Standby current	I_{SB}	-	0.1 *1	0.3	mA	BYTE# ≥Vcc-0.2V or BYTE#≤0.2V, CS2=V_{IL}	
Standby current	I_{SB1}	-	4 *1	12	µA	~+25ºC	V in ≥ 0V, BYTE# ≥Vcc-0.2V or BYTE#≤0.2V, (1) 0V≤CS2≤0.2V or (2) CS2≥Vcc-0.2V, CS1# ≥Vcc-0.2V or (3)LB# =UB# ≥Vcc-0.2V, CS2≥Vcc-0.2V, CS1# ≤0.2V Average value
		-	7 *2	24	µA	~+40ºC	
		-	-	50	µA	~+70ºC	
		-	-	80	µA	~+85ºC	
Output high voltage	V_{OH}	2.4	-	-	V	BYTE# ≥Vcc-0.2V or BYTE#≤0.2V, I_{OH} = -1mA	
Output Low voltage	V_{OL}	-	-	0.4	V	BYTE# ≥Vcc-0.2V or BYTE#≤0.2V, I_{OL} = 2mA	

Note 1. Typical parameter indicates the value for the center of distribution at Vcc=3.0V (Ta= 25ºC), and not 100% tested.
2. Typical parameter indicates the value for the center of distribution at Vcc=3.0V (Ta= 40ºC), and not 100% tested.
3. BYTE# pin is supported by only 52-pin µTSOP type.

Capacitance

(Ta = +25ºC, f =1MHz)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions	Note
Input capacitance	C in	-	-	20	pF	V in = 0V	1
Input / output capacitance	C I/O	-	-	20	pF	V I/O = 0V	1

Note 1. This parameter is sampled and not 100% tested.

AC Characteristics

Test Conditions (Vcc=2.7~3.6V, Ta = 0~+70ºC / -40~+85ºC *)

- Input pulse levels: VIL= 0.4V,VIH=2.4V
- Input rise and fall time : 5ns
- Input and output timing reference levels : 1.4V
- Output load : See figures (Including scope and jig)



Note: Temperature range depends on R/I-version. Please see table on page 2.

Read Cycle

Parameter	Symbol	R1WV3216R**-7S		R1WV3216R**-8S		Unit	Notes
		Min.	Max.	Min.	Max.		
Read cycle time	t_{RC}	70	-	85	-	ns	
Address access time	t_{AA}	-	70	-	85	ns	
Chip select access time	t_{ACS1}	-	70	-	85	ns	
	t_{ACS2}	-	70	-	85	ns	
Output enable to output valid	t_{OE}	-	35	-	45	ns	
Output hold from address change	t_{OH}	10	-	10	-	ns	
LB#,UB# access time	t_{BA}	-	70	-	85	ns	
Chip select to output in low-Z	t_{CLZ}	10	-	10	-	ns	2,3
LB#,UB# enable to low-Z	t_{BLZ}	5	-	5	-	ns	2,3
Output enable to output in low-Z	t_{OLZ}	5	-	5	-	ns	2,3
Chip deselect to output in high-Z	t_{CHZ1}	0	25	0	30	ns	1,2,3
	t_{CHZ2}	0	25	0	30	ns	1,2,3
LB#,UB# disable to high-Z	t_{BHZ}	0	25	0	30	ns	1,2,3
Output disable to output in high-Z	t_{OHZ}	0	25	0	30	ns	1,2,3

Write Cycle

Parameter	Symbol	R1WV3216R**-7S		R1WV3216R**-8S		Unit	Notes
		Min.	Max.	Min.	Max.		
Write cycle time	t_{WC}	70	-	85	-	ns	
Address valid to end of write	t_{AW}	65	-	70	-	ns	
Chip selection to end of write	t_{CW}	65	-	70	-	ns	5
Write pulse width	t_{WP}	55	-	60	-	ns	4
LB#,UB# valid to end of write	t_{BW}	65	-	70	-	ns	
Address setup time	t_{AS}	0	-	0	-	ns	6
Write recovery time	t_{WR}	0	-	0	-	ns	7
Data to write time overlap	t_{DW}	35	-	40	-	ns	
Data hold from write time	t_{DH}	0	-	0	-	ns	
Output active from end of write	t_{OW}	5	-	5	-	ns	2
Output disable to output in high-Z	t_{OHZ}	0	25	0	30	ns	1,2
Write to output in high-Z	t_{WHZ}	0	25	0	30	ns	1,2

Byte Enable (supported by only 52-pin µTSOP)

Parameter	Symbol	R1WV3216R**-7S		R1WV3216R**-8S		Unit	Notes
		Min.	Max.	Min.	Max.		
Byte setup time	t_{BS}	5	-	5	-	ms	
Byte recovery time	t_{BR}	5	-	5	-	ms	

Note 1. t_{CHZ}, t_{OHZ}, t_{WHZ} and t_{BHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

2. This parameter is sampled and not 100% tested.
3. AT any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and form device to device.
4. A write occurs during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#.
   A write begins at the latest transition among CS1# going low, CS2 going high, WE# going low and LB# going low or UB# going low .
   A write ends at the earliest transition among CS1# going high, CS2 going low, WE# going high and LB# going high or UB# going high. t_{WP} is measured from the beginning of write to the end of write.
5. t_{CW} is measured from the later of CS1# going low or CS2 going high to end of write.
6. t_{AS} is measured the address valid to the beginning of write.
7. t_{WR} is measured from the earliest of CS1# or WE# going high or CS2 going low to the end of write cycle.

Timing Waveform

Read Timing Waveform



Note: Byte Mode is supported by only 52-pin µTSOP type. BYTE# ≥ Vcc-0.2V or BYTE# ≤ 0.2V

Write Timing Waveform (1) (WE# CLOCK)



Note: Byte Mode is supported by only 52-pin µTSOP type. BYTE# ≥ Vcc-0.2V or BYTE# ≤ 0.2V

Write Timing Waveform (2) (CS1#, CS2 CLOCK, OE#=V_{IH})



Note: Byte Mode is supported by only 52-pin µTSOP type. BYTE# ≥ Vcc-0.2V or BYTE# ≤ 0.2V

Write Timing Waveform (3) (LB#,UB# CLOCK, OE#=V_{IH})



Note: Byte Mode is supported by only 52-pin µTSOP type. BYTE# ≥ Vcc-0.2V or BYTE# ≤ 0.2V

BYTE# Timing Waveform



Data Retention Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions*3,4	
Vcc for data retention	V_{DR}	2.0	-	3.6	V	V in ≥ 0V, BYTE#≥Vcc-0.2V or BYTE#≤0.2V (1) 0V ≤ CS2 ≤ 0.2V or (2) CS2 ≥ Vcc-0.2V, CS1# ≥ Vcc-0.2V or (3) LB# =UB# ≥ Vcc-0.2V, CS2 ≥ Vcc-0.2V, CS1# ≤ 0.2V	
Data retention current	I_{CCDR}	-	4 *1	12	µA	~+25ºC	Vcc=3.0V,Vin≥0V, BYTE# ≥ Vcc-0.2V or BYTE# ≤ 0.2V (1) 0V ≤ CS2 ≤ 0.2V or (2) CS2 ≥ Vcc-0.2V, CS1# ≥ Vcc-0.2V or (3) LB# =UB# ≥Vcc-0.2V, CS2 ≥ Vcc-0.2V, CS1# ≤ 0.2V Average value
		-	7 *2	24	µA	~+40ºC	
		-	-	50	µA	~+70ºC	
		-	-	80	µA	~+85ºC	
Chip deselect to data retention time	t_{CDR}	0	-	-	ns	See retention waveform	
Operation recovery time	t_R	5	-	-	ms		

Note 1. Typical parameter indicates the value for the center of distribution at Vcc=3.0V (Ta= 25ºC) and not 100% tested.
2. Typical parameter indicates the value for the center of distribution at Vcc=3.0V (Ta= 40ºC) and not 100% tested.
3. BYTE# pin is supported by only 52-pin µTSOP type.
4. Also CS2 controls address buffer, WE# buffer ,CS1# buffer ,OE# buffer ,LB# ,UB# buffer and Din buffer .If CS2 controls data retention mode,Vin levels (address, WE# ,OE#,CS1#,LB#,UB#,I/O) can be in the high impedance state. If CS1# controls data retention mode, CS2 must be CS2 ≥ Vcc-0.2V or 0V ≤ CS2 ≤ 0.2V. The other input levels (address, WE# ,OE#,CS1#,LB#,UB#,I/O) can be in the high impedance state.

Low Vcc Data Retention Timing Waveform (1) (CS1# Controlled)



Note: BYTE# pin is supported by only 52-pin µTSOP type. BYTE# ≥ Vcc-0.2V or BYTE# ≤ 0.2V

Low Vcc Data Retention Timing Waveform (2) (CS2 Controlled)



Note: BYTE# pin is supported by only 52-pin µTSOP type. BYTE# ≥ Vcc-0.2V or BYTE# ≤ 0.2V

Low Vcc Data Retention Timing Waveform (3) (LB#, UB# Controlled)



Note: BYTE# pin is supported by only 52-pin µTSOP type. BYTE# ≥ Vcc-0.2V or BYTE# ≤ 0.2V

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

RENESAS SALES OFFICES

http://www.renesas.com

Refer to "**http://www.renesas.com/en/network**" for the latest and detailed information.

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510

Colophon .7.2