# 256Mb F-die DDR400 SDRAM Specification 

66 TSOP-II with Pb-Free<br>(RoHS compliant)<br>Revision 1.1

256Mb F-die Revision History

Revison 1.0 (June. 2003)

1. First release

Revison 1.1 (August. 2003)

1. Added $x 8$ org (K4H560838F)

## Key Features

- 200MHz Clock, 400Mbps data rate.
- $\mathrm{VDD}=+2.6 \mathrm{~V} \pm 0.10 \mathrm{~V}, \mathrm{VDDQ}=+2.6 \mathrm{~V} \pm 0.10 \mathrm{~V}$
- Double-data-rate architecture; two data transfers per clock cycle
- Bidirectional data strobe(DQS)
- Four banks operation
- Differential clock inputs(CK and $\overline{\mathrm{CK}}$ )
- DLL aligns DQ and DQS transition with CK transition
- MRS cycle with address key programs
-. Read latency 3 (clock) for DDR400, 2.5 (clock) for DDR333
-. Burst length $(2,4,8)$
-. Burst type (sequential \& interleave)
- All inputs except data \& DM are sampled at the positive going edge of the system clock(CK)
- Data I/O transactions on both edges of data strobe
- Edge aligned data output, center aligned data input
- LDM,UDM for write masking only (x16)
- Auto \& Self refresh
- 7.8us refresh interval( $8 \mathrm{~K} / 64 \mathrm{~ms}$ refresh)
- Maximum burst refresh cycle : 8
-66pin TSOP II Pb-Free package
- RoHS compliant


## Ordering Information

| Part No. | Org. | Max Freq. | Interface | Package |
| :---: | :---: | :---: | :---: | :---: |
| K4H560838F-UCCC | $32 \mathrm{M} \times 8$ | CC(DDR400@CL=3) | SSTL2 | 66pin TSOP II |
| K4H560838F-UCC4 |  | C4(DDR400@CL=3) |  |  |
| K4H561638F-UCCC | $16 \mathrm{M} \times 16$ | CC(DDR400@CL=3) | SSTL2 | 66pin TSOP II |
| K4H561638F-UCC4 |  | C4(DDR400@CL=3) |  |  |

## Operating Frequencies

|  | -CC(DDR400@CL=3) | - C4(DDR400@CL=3) |
| :---: | :---: | :---: |
| Speed @CL3 | 200 MHz | 200 MHz |
| CL-tRCD-tRP | $3-3-3$ | $3-4-4$ |

*CL : CAS Latency

## Pin Description



| Organization | Row Address | Column Address |
| :---: | :---: | :---: |
| $32 \mathrm{Mx8}$ | $\mathrm{~A} 0 \sim \mathrm{~A} 12$ | $\mathrm{~A} 0-\mathrm{A} 9$ |
| 16 Mx 16 | $\mathrm{~A} 0 \sim \mathrm{~A} 12$ | $\mathrm{~A} 0-\mathrm{A} 8$ |

DM is internally loaded to match DQ and DQS identically.
Row \& Column address configuration

## Package Physical Demension



66pin TSOPII / Package dimension

## Block Diagram (8Mb x 8 / 4Mb x 16 I/O x 4 Banks)



## Input/Output Function Description

| SYMBOL | TYPE | DESCRIPTION |
| :---: | :---: | :---: |
| CK, $\overline{\mathrm{CK}}$ | Input | Clock : CK and $\overline{\mathrm{CK}}$ are differential clock inputs. All address and control input signals are sampled on the positive edge of CK and negative edge of $\overline{\mathrm{CK}}$. Output (read) data is referenced to both edges of CK. Internal clock signals are derived from CK/CK. |
| CKE | Input | Clock Enable : CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER-DOWN (row ACTIVE in any bank). CKE is synchronous for all functions except for disabling outputs, which is achieved asynchronously. Input buffers, excluding CK, $\overline{\mathrm{CK}}$ and CKE are disabled during power-down and self refresh modes, providing low standby power. CKE will recognize an LVCMOS LOW level prior to VREF being stable on power-up. |
| $\overline{\mathrm{CS}}$ | Input | Chip Select : $\overline{\mathrm{CS}}$ enables(registered LOW) and disables(registered HIGH) the command decoder. All commands are masked when $\overline{\mathrm{CS}}$ is registered HIGH. $\overline{\mathrm{CS}}$ provides for external bank selection on systems with multiple banks. $\overline{\mathrm{CS}}$ is considered part of the command code. |
| $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}$ | Input | Command Inputs : $\overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}$ and $\overline{\mathrm{WE}}$ (along with $\overline{\mathrm{CS}}$ ) define the command being entered. |
| LDM,(UDM) | Input | Input Data Mask : DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. For the $\times 16$, LDM corresponds to the data on DQ0~D7 ; UDM corresponds to the data on DQ8~DQ15. DM may be driven high, low, or floating during READs. |
| BA0, BA1 | Input | Bank Addres Inputs : BA0 and BA1 define to which bank an ACTIVE, READ, WRITE or PRECHARGE command is being applied. |
| A [0: 12] | Input | Address Inputs : Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BAO, BA1. The address inputs also provide the op-code during a MODE REGISTER SET command. BAO and BA1 define which mode register is loaded during the MODE REGISTER SET command (MRS or EMRS). A12 \& A13 are used on device densities of 256 Mb and greater, and A13 is used only on 1Gb decices. |
| DQ | 1/0 | Data Input/Output : Data bus |
| LDQS,(U)DQS | I/O | Data Strobe : Output with read data, input with write data. Edge-aligned with read data, centered in write data. Used to capture write data. For the $\times 16$, LDQS corresponds to the data on DQ0~D7 ; UDQS corresponds to the data on DQ8~DQ15 |
| NC | - | No Connect : No internal electrical connection is present. |
| VDDQ | Supply | DQ Power Supply : $+2.6 \mathrm{~V} \pm 0.1 \mathrm{~V}$. |
| VSSQ | Supply | DQ Ground. |
| VDD | Supply | Power Supply : $+2.6 \mathrm{~V} \pm 0.1 \mathrm{~V}$ (device specific). |
| VSS | Supply | Ground. |
| VREF | Input | SSTL_2 reference voltage. |

Command Truth Table
(V=Valid, $\mathrm{X}=$ Don't Care, $\mathrm{H}=$ Logic High, L=Logic Low)

| COMMAND |  |  | CKEn-1 | CKEn | $\overline{\text { CS }}$ | $\overline{R A S}$ | $\overline{\text { CAS }}$ | $\overline{W E}$ | BA0,1 | A10/AP | $\begin{gathered} \text { A0 ~ A9, } \\ \text { A11, A12 } \end{gathered}$ | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register | Extended MRS |  | H | X | L | L | L | L | OP CODE |  |  | 1,2 |
| Register | Mode Register Set |  | H | X | L | L | L | L | OP CODE |  |  | 1,2 |
| Refresh | Auto Refresh |  | H | H | L | L | L | H | X |  |  | 3 |
|  | Self Refresh | Entry |  | L |  |  |  |  |  |  |  | 3 |
|  |  | Exit | L | H | L | H | H | H | X |  |  | 3 |
|  |  |  |  |  | H | X | X | X |  |  |  | 3 |
| Bank Active \& Row Addr. |  |  | H | X | L | L | H | H | V | Row Address |  |  |
| Read \& Column Address | Auto Precharge Disable |  | H | X | L | H | L | H | V | L | Column <br> Address | 4 |
|  | Auto Precharge Enable |  |  |  |  |  |  |  |  | H |  | 4 |
| Write \& Column Address | Auto Precharge Disable |  | H | X | L | H | L | L | V | L | Column <br> Address | 4 |
|  | Auto Precharge Enable |  |  |  |  |  |  |  |  | H |  | 4, 6 |
| Burst Stop |  |  | H | X | L | H | H | L | X |  |  | 7 |
| Precharge | Bank Selection |  | H | X | L | L | H | L | V | L | X |  |
|  | All Banks |  |  |  |  |  |  |  | X | H |  | 5 |
| Active Power Down |  | Entry | H | L | H | X | X | X | X |  |  |  |
|  |  | L |  |  | V | V | V |  |  |  |  |  |
|  |  | Exit | L | H | X | X | X | X |  |  |  |  |
| Precharge Power Down Mode |  |  | Entry | H | L | H | X | X | X | X |  |  |  |
|  |  | L |  |  |  | H | H | H |  |  |  |  |  |
|  |  | Exit | L | H | H | X | X | X |  |  |  |  |  |
|  |  | L |  |  | V | V | V |  |  |  |  |  |  |  |  |
| DM(UDM/LDM for x16 only) |  |  | H | X |  |  |  |  |  | X |  | 8 |
| No operation (NOP) : Not defined |  |  | H | X | H | X | X | X | $X$ |  |  | 9 |
|  |  |  | L |  | H | H | H | 9 |  |  |  |  |  |  |  |

Note :1. OP Code : Operand Code. A 0 ~ A12 \& BA0 ~ BA1 : Program keys. (@EMRS/MRS)
2. EMRS/MRS can be issued only at all banks precharge state.

A new command can be issued 2 clock cycles after EMRS or MRS.
3. Auto refresh functions are same as the CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
4. BA0 ~ BA1 : Bank select addresses.

If both $B A 0$ and $B A 1$ are "Low" at read, write, row active and precharge, bank $A$ is selected. If $B A_{0}$ is "High" and $B A_{1}$ is "Low" at read, write, row active and precharge, bank $B$ is selected. If $B A 0$ is "Low" and $B A 1$ is "High" at read, write, row active and precharge, bank $C$ is selected. If both $B A_{0}$ and $B A 1$ are "High" at read, write, row active and precharge, bank $D$ is selected.
5. If $\mathrm{A} 10 / \mathrm{AP}$ is "High" at row precharge, BA0 and BA 1 are ignored and all banks are selected.
6. During burst write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at tRP after the end of burst.
7. Burst stop command is valid at every burst length.
8. $\mathrm{DM}(\mathrm{x} 4 / 8)$ sampled at the rising and falling edges of the DQS and Data-in are masked at the both edges (Write DM latency is 0 ). UDM/LDM(x16 only) sampled at the rising and falling edges of the UDQS/LDQS and Data-in are masked at the both edges (Write UDM/LDM latency is 0 ).
9. This combination is not defined for any function, which means "No Operation(NOP)" in DDR SDRAM.

## 8M x 8bit x 4 Banks / 4M x 16Bit x 4 Banks Double Data Rate SDRAM

## General Description

The K4H560838F / K4H561638F is $268,435,456$ bits of double data rate synchronous DRAM organized as $4 x 8,388,608 / 4 \times 4,194,304$ words by 8 / 16bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous features with Data Strobe allow extremely high performance up to $400 \mathrm{Mb} / \mathrm{s}$ per pin. I/O transactions are possible on both edges of DQS. Range of operating frequencies, programmable burst length and programmable latencies allow the device to be useful for a variety of high performance memory system applications.

## Absolute Maximum Ratings

| Parameter | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Voltage on any pin relative to $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\mathrm{OUT}}$ | $-0.5 \sim 3.6$ | V |
| Voltage on $\mathrm{V}_{\mathrm{DD}}$ \& $\mathrm{V}_{\mathrm{DDQ}}$ supply relative to $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DDQ}}$ | $-1.0 \sim 3.6$ | V |
| Storage temperature | $\mathrm{T}_{\mathrm{STG}}$ | $-55 \sim+150$ | ${ }^{\circ} \mathrm{C}$ |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | 1.5 | W |
| Short circuit current | $\mathrm{I}_{\mathrm{OS}}$ | 50 | mA |

Note : Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to recommend operation condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.
DC Operating Conditions
Recommended operating conditions(Voltage referenced to $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=0$ to $70^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Min | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage(for device with a nominal VdD of 2.5 V ) | VDD | 2.5 | 2.7 |  | 5 |
| I/O Supply voltage | VDdQ | 2.5 | 2.7 | V | 5 |
| I/O Reference voltage | Vref | 0.49*VDDQ | 0.51*VDDQ | V | 1 |
| I/O Termination voltage(system) | $\mathrm{V}_{\mathrm{TT}}$ | Vref-0.04 | VREF+0.04 | V | 2 |
| Input logic high voltage | $\mathrm{VIH}(\mathrm{DC})$ | Vref+0.15 | VDDQ +0.3 | V |  |
| Input logic low voltage | VIL(DC) | -0.3 | Vref-0.15 | V |  |
| Input Voltage Level, CK and $\overline{\mathrm{CK}}$ inputs | $\operatorname{Vin}(\mathrm{DC})$ | -0.3 | VDDQ +0.3 | V |  |
| Input Differential Voltage, CK and $\overline{\mathrm{CK}}$ inputs | VID(DC) | 0.36 | VDDQ+0.6 | V | 3 |
| V-I Matching: Pullup to Pulldown Current Ratio | VI(Ratio) | 0.71 | 1.4 | - | 4 |
| Input leakage current | 1 | -2 | 2 | uA |  |
| Output leakage current | Ioz | -5 | 5 | uA |  |
| Output High Current(Normal strengh driver) $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{TT}}+0.84 \mathrm{~V}$ | IOH | -16.8 |  | mA |  |
| Output High Current(Normal strengh driver) ; $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{TT}}-0.84 \mathrm{~V}$ | IOL | 16.8 |  | mA |  |
| Output High Current(Half strengh driver) $; \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{TT}}+0.45 \mathrm{~V}$ | IOH | -9 |  | mA |  |
| Output High Current(Half strengh driver) $; \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {TT }}-0.45 \mathrm{~V}$ | IOL | 9 |  | mA |  |

Note : 1. VREF is expected to be equal to $0.5^{*}$ VDDQ of the transmitting device, and to track variations in the dc level of same. Peak-to peak noise on VREF may not exceed $+/-2 \%$ of the dc value.
2. $\mathrm{V}_{\mathrm{TT}}$ is not applied directly to the device. $\mathrm{V}_{\mathrm{TT}}$ is a system supply for signal termination resistors, is expected to be set equal to Vref, and must track variations in the DC level of VreF
3. VID is the magnitude of the difference between the input level on CK and the input level on $\overline{\mathrm{CK}}$.
4. The ratio of the pullup current to the pulldown current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltages from 0.25 V to 1.0 V . For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation. The full variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed $1 / 7$ for device drain to source voltages from 0.1 to 1.0.
5. This is the DC voltage supplied at the DRAM and is inclusive of all noise up to 20 MHz . Any noise above 20 MHz at the DRAM generated from any source other than the DRAM itself may not exceed the DC voltage range of $2.6 \mathrm{~V}+/-100 \mathrm{mV}$.

## DDR SDRAM Spec Items \& Test Conditions

| Conditions | Symbol |
| :---: | :---: |
| Operating current - One bank Active-Precharge; tRC=tRCmin; tCK=5ns for DDR400; DQ,DM and DQS inputs changing once per clock cycle; address and control inputs changing once every two clock cycles; $\overline{\mathrm{CS}}=$ high between valid commands. | IDD0 |
| Operating current - One bank operation ; One bank open, BL=4, Reads <br> - Refer to the following page for detailed test condition; $\overline{C S}=$ high between valid commands. | IDD1 |
| Percharge power-down standby current; All banks idle; power - down mode; CKE = <VIL(max); tCK=5ns for DDR400; Vin = Vref for DQ,DQS and DM. | IDD2P |
| Precharge Floating standby current; CS\# > = VIH (min);All banks idle; CKE > = VIH(min); tCK=5ns for DDR400; Address and other control inputs changing once per clock cycle; Vin = Vref for DQ,DQS and DM | IDD2F |
| Precharge Quiet standby current; CS\# > = VIH(min); All banks idle; CKE $>=\mathrm{VIH}(\min )$; tCK=5ns for DDR400; Address and other control inputs stable at $>=\mathrm{VIH}(\min )$ or $=<\mathrm{VIL}(\max )$; Vin = Vref for DQ ,DQS and DM | IDD2Q |
| Active power - down standby current ; one bank active; power-down mode; CKE=< VIL (max); tCK=5ns DDR400; Vin = Vref for DQ,DQS and DM | IDD3P |
| Active standby current; $\mathrm{CS} \#>=\mathrm{VIH}(\mathrm{min})$; $\mathrm{CKE}>=\mathrm{VIH}(\mathrm{min})$; <br> one bank active; active - precharge; tRC=tRASmax; tCK=5ns for DDR400; DQ, DQS and DM inputs changing twice per clock cycle; address and other control inputs changing once per clock cycle | IDD3N |
| Operating current - burst read; Burst length = 2; reads; continguous burst; One bank active; address and control inputs changing once per clock cycle; CL=3 at 5ns for DDR400; $50 \%$ of data changing on every transfer; lout $=0 \mathrm{~m}$ A | IDD4R |
| Operating current - burst write; Burst length = 2; writes; continuous burst; <br> One bank active address and control inputs changing once per clock cycle; CL=3 at tCK=5ns for DDR400; DQ, DM and DQS inputs changing twice per clock cycle, $50 \%$ of input data changing at every transfer | IDD4W |
| Auto refresh current; tRC $=$ tRFC(min) - 14*tCK for DDR400 at tCK=5ns; | IDD5 |
| Self refresh current; CKE =<0.2V; External clock on; tCK = 5ns for DDR400. | IDD6 |

## Input/Output Capacitance

$$
\left(\mathrm{V}_{\mathrm{DD}}=2.6, \mathrm{~V}_{\mathrm{DDQ}}=2.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)
$$

| Parameter | Symbol | Min | Max | Delta | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input capacitance (A0 ~ A12, BA0 ~ BA1, CKE, $\overline{\mathrm{CS}}, \overline{\mathrm{RAS}}, \overline{\mathrm{CAS}}, \overline{\mathrm{WE}}$ ) | CIN1 | 2 | 3 | 0.5 | pF | 4 |
| Input capacitance( CK, $\overline{\mathrm{CK}}$ ) | CIN2 | 2 | 3 | 0.25 | pF | 4 |
| Data \& DQS input/output capacitance | COUT | 4 | 5 | 0.5 | pF | 1,2,3,4 |
| Input capacitance(DM for 8, UDM/LDM for $\times 16$ ) | CIN3 | 4 | 5 |  | pF | 1,2,3,4 |

Note : 1.These values are guaranteed by design and are tested on a sample basis only.
2. Although DM is an input -only pin, the input capacitance of this pin must model the input capacitance of the DQ and DQS pins. This is required to match signal propagation times of DQ, DQS, and DM in the system.
3. Unused pins are tied to ground.
4. This parameteer is sampled. $\mathrm{VDDQ}=+2.6 \mathrm{~V}+0.1 \mathrm{~V}, \mathrm{VDD}=+2.6 \mathrm{~V}+0.1 \mathrm{~V}, \mathrm{f}=100 \mathrm{MHz}, \mathrm{tA}=25^{\circ} \mathrm{C}, \mathrm{Vout}(\mathrm{dc})=$ $\mathrm{VDDQ} / 2$, Vout(peak to peak) $=0.2 \mathrm{~V}$. DM inputs are grouped with I/O pins - reflecting the fact that they are matched in loading (to facilitate trace matching at the board level).

| Symbol | 32Mx8 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: |
|  | - CC(DDR400@CL=3) | -C4(DDR400@CL=3) |  |  |
| IDD0 | 105 | 100 | mA |  |
| IDD1 | 130 | 130 | mA |  |
| IDD2P | 4 | 4 | mA |  |
| IDD2F | 30 | 30 | mA |  |
| IDD2Q | 25 | 25 | mA |  |
| IDD3P | 55 | 55 | mA |  |
| IDD3N | 75 | 75 | mA |  |
| IDD4R | 185 | 220 | mA |  |
| IDD4W | 220 | 200 | mA |  |
| IDD5 | 200 | 3 | mA |  |
| Normal | 3 | 1.5 | mA | Optional |
| Low power | 350 | 350 | mA |  |


| Symbol | 16Mx16 |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: |
|  | -CC(DDR400@CL=3) | -C4(DDR400@CL=3) |  |  |
| IDD0 | 110 | 105 | mA |  |
| IDD1 | 150 | 145 | mA |  |
| IDD2P | 4 | 4 | mA |  |
| IDD2F | 30 | 30 | mA |  |
| IDD2Q | 25 | 25 | mA |  |
| IDD3P | 55 | 55 | mA |  |
| IDD3N | 75 | 75 | mA |  |
| IDD4R | 220 | 220 | mA |  |
| IDD4W | 250 | 250 | mA |  |
| IDD5 | 200 | 3 | mA |  |
| Normal | 3 | 1.5 | 380 | mA |

## < Detailed test conditions for DDR SDRAM IDD1 \& IDD7A > <br> IDD1 : Operating current: One bank operation

1. Only one bank is accessed with $t R C(\min )$, Burst Mode, Address and Control inputs change logic state once per Deselect cycle. lout $=0 \mathrm{~mA}$
2. Timing patterns

- CC/C4(200Mhz,CL=3) : tCK=5ns, CL=3, BL=4, tRCD=3*tCK(CC) $4^{*} t C K(C 4), ~ t R C=11^{*} t C K(C C) 12 * t C K(C 4), ~ t R A S=8^{*} t C K$ Setup : A0 N N RO N N N N PO N N
Read: A0 N N RO N N N N PO N N - repeat the same timing with random address changing *50\% of data changing at every transfer

IDD7A : Operating current: Four bank operation

1. Four banks are being interleaved with tRC(min), Burst Mode, Address and Control inputs on Deselet edge are not changing. lout $=1 \mathrm{~mA}$
2. Timing patterns
$-\mathrm{CC} / \mathrm{C} 4(200 \mathrm{Mhz}, \mathrm{CL}=3): \mathrm{tCK}=5 \mathrm{~ns}, \mathrm{CL}=3, \mathrm{BL}=4, \mathrm{tRCD}=3^{*} \mathrm{tCK}(\mathrm{CC}) 4^{*} \mathrm{t} C K(\mathrm{C} 4)$, tRC=11*tCK(CC) $12^{*} \mathrm{tCK}(\mathrm{C} 4)$, tRAS=8*tCK Setup : A0 N A1 RA0 A2 RA1 A3 RA2 N RA3 N N
Read: A0 N A1 RA0 A2 RA1 A3 RA2 N RA3 N N - repeat the same timing with random address changing *50\% of data changing at every transfer

Legend : $A=$ Activate, $R=$ Read, $W=W$ rite, $P=$ Precharge, $N=N O P$

## AC Operating Conditions

| Parameter/Condition | Symbol | Min | Max-10 | Unit | Note |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Input High (Logic 1) Voltage, DQ, DQS and DM signals | VIH(AC) | VREF +0.31 |  |  |  |
| Input Low (Logic 0) Voltage, DQ, DQS and DM signals. | VIL(AC) |  | VREF -0.31 | V |  |
| Input Differential Voltage, CK and CK inputs | $\mathrm{VID}(\mathrm{AC})$ | 0.7 | VDDQ+0.6 | V | 1 |
| Input Crossing Point Voltage, CK and CK inputs | $\mathrm{VIX}(\mathrm{AC})$ | $0.5^{*}$ VDDQ-0.2 | $0.5^{*} \mathrm{VDDQ}+0.2$ | V | 2 |

Notes:

1. VID is the magnitude of the difference between the input level on CK and the input level on /CK.
2. The value of VIX is expected to equal $0.5^{*} \mathrm{VDDQ}$ of the transmitting device and must track variations in the dc level of the same.

## AC Overshoot/Undershoot specification for Address and Control Pins

| Parameter | Specification |
| :--- | :---: |
|  | DDR400 |
| Maximum peak amplitude allowed for overshoot | 1.5 V |
| Maximum peak amplitude allowed for undershoot | 1.5 V |
| The area between the overshoot signal and VDD must be less than or equal to | $4.5 \mathrm{~V}-\mathrm{ns}$ |
| The area between the undershoot signal and GND must be less than or equal to | $4.5 \mathrm{~V}-\mathrm{ns}$ |



## AC overshoot/Undershoot Definition

Overshoot/Undershoot specification for Data, Strobe, and Mask Pins

| Parameter | Specification |
| :--- | :---: |
|  | DDR400 |
| Maximum peak amplitude allowed for overshoot | 1.2 V |
| Maximum peak amplitude allowed for undershoot | 1.2 V |
| The area between the overshoot signal and VDD must be less than or equal to | $2.5 \mathrm{~V}-\mathrm{ns}$ |
| The area between the undershoot signal and GND must be less than or equal to | $2.5 \mathrm{~V}-\mathrm{ns}$ |



DQ/DM/DQS AC overshoot/Undershoot Definition

AC Timing Parameters and Specifications

| Parameter | Symbol | - CC(DDR400@CL=3) |  | - C4(DDR400@CL=3) |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| Row cycle time | tRC | 55 |  | 60 |  | ns |  |
| Refresh row cycle time | tRFC | 70 |  | 70 |  | ns |  |
| Row active time | tRAS | 40 | 70K | 40 | 70K | ns |  |
| $\overline{\mathrm{RAS}}$ to $\overline{\mathrm{CAS}}$ delay | tRCD | 15 |  | 18 |  | ns |  |
| Row precharge time | tRP | 15 |  | 18 |  | ns |  |
| Row active to Row active delay | tRRD | 10 |  | 10 |  | ns |  |
| Write recovery time | tWR | 15 |  | 15 |  | ns |  |
| Internal write to read command delay | tWTR | 2 |  | 2 |  | tCK |  |
| Clock cycle time | tCK | 5 | 10 | 5 | 10 | ns | 16 |
|  |  | 6 | 12 | 6 | 12 | ns |  |
| Clock high level width | tCH | 0.45 | 0.55 | 0.45 | 0.55 | tCK |  |
| Clock low level width | tCL | 0.45 | 0.55 | 0.45 | 0.55 | tCK |  |
| DQS-out access time from CK/ $\overline{\mathrm{CK}}$ | tDQSCK | -0.55 | +0.55 | -0.55 | +0.55 | ns |  |
| Output data access time from CK/7-7 | tAC | -0.65 | +0.65 | -0.65 | +0.65 | ns |  |
| Data strobe edge to ouput data edge | tDQSQ | - | 0.4 | - | 0.4 | ns | 13 |
| Read Preamble | tRPRE | 0.9 | 1.1 | 0.9 | 1.1 | tCK |  |
| Read Postamble | tRPST | 0.4 | 0.6 | 0.4 | 0.6 | tCK |  |
| CK to valid DQS-in | tDQSS | 0.72 | 1.28 | 0.72 | 1.28 | tCK |  |
| Write preamble setup time | tWPRES | 0 |  | 0 |  | ps | 5 |
| Write preamble | tWPRE | 0.25 |  | 0.25 |  | tCK |  |
| Write postamble | tWPST | 0.4 | 0.6 | 0.4 | 0.6 | tCK | 4 |
| DQS falling edge to CK rising-setup time | tDSS | 0.2 |  | 0.2 |  | tCK |  |
| DQS falling edge from CK rising-hold time | tDSH | 0.2 |  | 0.2 |  | tCK |  |
| DQS-in high level width | tDQSH | 0.35 |  | 0.35 |  | tCK |  |
| DQS-in low level width | tDQSL | 0.35 |  | 0.35 |  | tCK |  |
| Address and Control Input setup time | tIS | 0.6 |  | 0.6 |  | ns | h,7~10 |
| Address and Control Input hold time | tlH | 0.6 |  | 0.6 |  | ns | h,7~10 |
| Data-out high impedence time from CK/ $\overline{\mathrm{CK}}$ | tHZ | - | tAC max | - | tAC max | ns | 3 |
| Data-out low impedence time from CK/ $\overline{\mathrm{CK}}$ | tLZ | tAC min | tAC max | tAC min | tAC max | ns | 3 |
| Mode register set cycle time | tMRD | 2 |  | 2 |  | tCK |  |
| DQ \& DM setup time to DQS, slew rate $0.5 \mathrm{~V} / \mathrm{ns}$ | tDS | 0.4 |  | 0.4 |  | ns | i, j |
| DQ \& DM hold time to DQS, slew rate $0.5 \mathrm{~V} / \mathrm{ns}$ | tDH | 0.4 |  | 0.4 |  | ns | i, j |
| DQ \& DM input pulse width | tDIPW | 1.75 |  | 1.75 |  | ns | 9 |
| Control \& Address input pulse width for each input | tIPW | 2.2 |  | 2.2 |  | ns | 9 |
| Refresh interval time | tREFI |  | 7.8 |  | 7.8 | us | 6 |
| Output DQS valid window | tQH | $\begin{gathered} \mathrm{tHP} \\ \text {-tQHS } \end{gathered}$ | - | $\begin{gathered} \text { tHP } \\ \text {-tQHS } \end{gathered}$ | - | ns | 12 |
| Clock half period | tHP | $\min _{\mathrm{tCH} / \mathrm{tCL}}$ | - | $\min _{\mathrm{tCH} / \mathrm{tCL}}$ | - | ns | 11, 12 |


| Parameter | Symbol | - CC(DDR400@CL=3) |  | - C4(DDR400@CL=3) |  | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| Data hold skew factor | tQHS |  | 0.5 |  | 0.5 | ns | 12 |
| Auto Precharge write recovery + precharge time | tDAL | - | - | - | - | ns | 14 |
| Exit self refresh to non-READ command | tXSNR | 75 |  | 75 |  | ns | 15 |
| Exit self refresh to READ command | tXSRD | 200 | - | 200 | - | tCK |  |

## Component Notes

1.VID is the magnitude of the difference between the input level on CK and the input level on $\overline{\mathrm{CK}}$.
2. The value of VIX is expected to equal $0.5^{*} \mathrm{VDDQ}$ of the transmitting device and must track variations in the dc level of the same.
3. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. these parameters are not referenced to a specific voltage level but specify when the device output in no longer driving (HZ), or begins driving (LZ).
4. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but sys tem performance (bus turnaround) will degrade accordingly.
5. The specific requirement is that DQS be valid (HIGH, LOW, or at some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. when no writes were previ ously in progress on the bus, DQS will be tran sitioning from High- $Z$ to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS.
6. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
7. For command/address input slew rate $\geq 0.5 \mathrm{~V} / \mathrm{ns}$
8. For CK \& $\overline{\mathrm{CK}}$ slew rate $\geq 0.5 \mathrm{~V} / \mathrm{ns}$
9. These parameters guarantee device timing, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.
10. Slew Rate is measured between $\mathrm{VOH}(\mathrm{ac})$ and $\mathrm{VOL}(\mathrm{ac})$.
11. Min ( $\mathrm{tCL}, \mathrm{tCH}$ ) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for tCL and tCH ).....For example, tCL and tCH are $=50 \%$ of the period, less the half period jitter (tJIT(HP)) of the clock source, and less the half period jitter due to crosstalk (tJIT(crosstalk)) into the clock traces.
12. $\mathrm{tQH}=\mathrm{tHP}-\mathrm{tQHS}$, where:
tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS accounts for 1) The pulse duration distortion of on-chip clock circuits; and 2) The worst case push-out of DQS on one tansition followed by the worst case pull-in of DQ on the next transition, both of which are, separately, due to data pin skew and output pattern effects, and pchannel to $n$-channel variation of the output drivers.
13. tDQSQ

Consists of data pin skew and output pattern effects, and $p$-channel to $n$-channel variation of the output drivers for any given cycle.
14. $\mathrm{tDAL}=(\mathrm{tWR} / \mathrm{tCK})+(\mathrm{tRP} / \mathrm{tCK})$

For each of the terms above, if not already an integer, round to the next highest integer. Example: For DDR400(CC) at $C L=3$ and tCK $=5 \mathrm{~ns}$ tDAL $=(15 \mathrm{~ns} / 5 \mathrm{~ns})+(15 \mathrm{~ns} / 5 \mathrm{~ns})=\{(3)+(3)\}$ CLK
tDAL $=6$ clocks
15. In all circumstances, tXSNR can be satisfied using $\mathrm{tXSNR}=\mathrm{tRFCmin}+1^{*} \mathrm{tCK}$
16. The only time that the clock frequency is allowed to change is during self-refresh mode.

## DDR SDRAM 256Mb F-die (x8, x16)

## System Characteristics for DDR SDRAM

The following specification parameters are required in systems using DDR400 devices to ensure proper system performance. these characteristics are for system simulation purposes and are guaranteed by design.

Table 1 : Input Slew Rate for DQ, DQS, and DM

| AC CHARACTERISTICS |  | DDR400 |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | MIN | MAX | Units | Notes |
| DQ/DM/DQS input slew rate measured between <br> VIH(DC), VIL(DC) and VIL(DC), VIH(DC) | DCSLEW | 0.5 | 4.0 | V/ns | $a, k$ |

Table 2 : Input Setup \& Hold Time Derating for Slew Rate

| Input Slew Rate | tIS | tIH | Units | Notes |
| :---: | :---: | :---: | :---: | :---: |
| $0.5 \mathrm{~V} / \mathrm{ns}$ | 0 | 0 | ps | h |
| $0.4 \mathrm{~V} / \mathrm{ns}$ | +50 | 0 | ps | h |
| $0.3 \mathrm{~V} / \mathrm{ns}$ | +100 | 0 | ps | h |

Table 3 : Input/Output Setup \& Hold Time Derating for Slew Rate

| Input Slew Rate | tDS | tDH | Units | Notes |
| :---: | :---: | :---: | :---: | :---: |
| $0.5 \mathrm{~V} / \mathrm{ns}$ | 0 | 0 | ps | j |
| $0.4 \mathrm{~V} / \mathrm{ns}$ | +75 | +75 | ps | j |
| $0.3 \mathrm{~V} / \mathrm{ns}$ | +150 | +150 | ps | j |

Table 4 : Input/Output Setup \& Hold Derating for Rise/Fall Delta Slew Rate

| Delta Slew Rate | tDS | tDH | Units | Notes |
| :---: | :---: | :---: | :---: | :---: |
| $+/-0.0 \mathrm{~V} / \mathrm{ns}$ | 0 | 0 | ps | i |
| $+/-0.25 \mathrm{~V} / \mathrm{ns}$ | +50 | +50 | ps | i |
| $+/-0.5 \mathrm{~V} / \mathrm{ns}$ | +100 | +100 | ps | i |

Table 5: Output Slew Rate Characteristice (X8 Devices only)

| Slew Rate Characteristic | Typical Range <br> $(\mathrm{V} / \mathrm{ns})$ | Minimum <br> $(\mathrm{V} / \mathrm{ns})$ | Maximum <br> $(\mathrm{V} / \mathrm{ns})$ | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Pullup Slew Rate | $1.2 \sim 2.5$ | 1.0 | 4.5 | $\mathrm{a}, \mathrm{c}, \mathrm{d}, \mathrm{f}, \mathrm{g}$ |
| Pulldown slew | $1.2 \sim 2.5$ | 1.0 | 4.5 | $\mathrm{~b}, \mathrm{c}, \mathrm{d}, \mathrm{f}, \mathrm{g}$ |

Table 6 : Output Slew Rate Characteristice (X16 Devices only)

| Slew Rate Characteristic | Typical Range <br> $(\mathrm{V} / \mathrm{ns})$ | Minimum <br> (V/ns) | Maximum <br> (V/ns) | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Pullup Slew Rate | $1.2 \sim 2.5$ | 0.7 | 5.0 | $\mathrm{a}, \mathrm{c}, \mathrm{d}, \mathrm{f}, \mathrm{g}$ |
| Pulldown slew | $1.2 \sim 2.5$ | 0.7 | 5.0 | $\mathrm{~b}, \mathrm{c}, \mathrm{d}, \mathrm{f}, \mathrm{g}$ |

Table 7 : Output Slew Rate Matching Ratio Characteristics

| AC CHARACTERISTICS | DDR400 |  |  |
| :--- | :---: | :---: | :---: |
| PARAMETER | MIN | MAX | Notes |
| Output Slew Rate Matching Ratio (Pullup to Pulldown) | - | - | e,k |

## System Notes :

a. Pullup slew rate is characteristized under the test conditions as shown in Figure 1.


Figure 1 : Pullup slew rate test load
b. Pulldown slew rate is measured under the test conditions shown in Figure 2.


Figure 2 : Pulldown slew rate test load
c. Pullup slew rate is measured between (VDDQ/2-320 mV +/- 250 mV )

Pulldown slew rate is measured between (VDDQ/2 $+320 \mathrm{mV}+/-250 \mathrm{mV}$ )
Pullup and Pulldown slew rate conditions are to be met for any pattern of data, including all outputs switching and only one output switching.
Example : For typical slew rate, DQ0 is switching
For minmum slew rate, all DQ bits are switching from either high to low, or low to high.
For Maximum slew rate, only one DQ is switching from either high to low, or low to high.
The remaining DQ bits remain the same as for previous state.
d. Evaluation conditions

Typical : $25^{\circ} \mathrm{C}$ (T Ambient), VDDQ $=2.6 \mathrm{~V}$, typical process
Minimum : $70^{\circ} \mathrm{C}$ (T Ambient), VDDQ $=2.5 \mathrm{~V}$, slow - slow process
Maximum : $0^{\circ} \mathrm{C}$ (T Ambient), VDDQ $=2.7 \mathrm{~V}$, fast - fast process
e. The ratio of pullup slew rate to pulldown slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation.
f. Verified under typical conditions for qualification purposes.
g. TSOPII package divices only.
h. A derating factor will be used to increase tIS and tIH in the case where the input slew rate is below $0.5 \mathrm{~V} / \mathrm{ns}$ as shown in Table 2. The Input slew rate is based on the lesser of the slew rates detemined by either VIH(AC) to VIL(AC) or $\mathrm{VIH}(\mathrm{DC})$ to $\mathrm{VIL}(\mathrm{DC})$, similarly for rising transitions.
i. A derating factor will be used to increase tDS and tDH in the case where DQ, DM, and DQS slew rates differ, as shown in Tables 3 \& 4 . Input slew rate is based on the larger of AC-AC delta rise, fall rate and DC-DC delta rise, Input slew rate is based on the lesser of the slew rates determined by either $\mathrm{VIH}(\mathrm{AC})$ to $\mathrm{VIL}(\mathrm{AC})$ or $\mathrm{VIH}(\mathrm{DC})$ to $\mathrm{VIL}(\mathrm{DC})$, similarly for rising transitions.
The delta rise/fall rate is calculated as:
\{1/(Slew Rate1) - \{1/(Slew Rate2) $\}$
For example : If Slew Rate 1 is $0.5 \mathrm{~V} / \mathrm{ns}$ and slew Rate 2 is $0.4 \mathrm{~V} / \mathrm{ns}$, then the delta rise, fall rate is $-0.5 \mathrm{~ns} / \mathrm{V}$. Using the table given, this would result in the need for an increase in tDS and tDH of 100 ps .
j. Table 3 is used to increase tDS and tDH in the case where the I/O slew rate is below $0.5 \mathrm{~V} / \mathrm{ns}$. The I/O slew rate is based on the lesser on the lesser of the AC - AC slew rate and the DC- DC slew rate. The inut slew rate is based on the lesser of the slew rates deter mined by either $\mathrm{VIH}(\mathrm{ac})$ to $\mathrm{VIL}(\mathrm{ac})$ or $\mathrm{VIH}(\mathrm{DC})$ to $\mathrm{VIL}(\mathrm{DC})$, and similarly for rising transitions.
k. DQS, DM, and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transi tions through the DC region must be monotony.

