## GENERAL DESCRIPTION

The HI-3182, HI-3183, HI-3184, HI-3185, HI-3186, HI-3187 and $\mathrm{HI}-3188$ bus interface products are silicon gate CMOS devices designed as a line driver in accordance with the ARINC 429 bus specifications. In addition to being functional upgrades of Holt's HI-8382 \& HI-8383 products, they are also alternate sources for the HS-3182 ( Intersil/Harris), the RM3182 (Fairchild /Raytheon) and a variety of similar line driver products from other manufacturers.

Inputs are provided for clocking and synchronization. These signals are AND'd with the DATA inputs to enhance system performance and allow the HI-318X series of products to be used in a variety of applications. Both logic and synchronization inputs feature built-in $2,000 \mathrm{~V}$ minimum ESD input protection as well as TTL and CMOS compatibility.

The differential outputs of the $\mathrm{HI}-318 \mathrm{X}$ series of products are programmable to either the high speed or low speed ARINC 429 output rise and fall time specifications through the use of two external capacitors. The output voltage swing is also adjustable by the application of an external voltage to the VREF input. Products with 0,13 or 37.5 ohm resistors in series with each ARINC output are available. In addition, the HI-3182, HI-3184 and $\mathrm{HI}-3187$ products also have a fuse in series with each output.

The HI-318X series of line drivers are intended for use where logic signals must be converted to ARINC 429 levels such as when using an ASIC, the HI-3282/HI-8282A ARINC 429 Serial Transmitter/Dual Receiver, the HI-6010 ARINC 429 Transmitter/Receiver or the HI-8783 ARINC Interface Device. Holt products are readily available for both industrial and military applications. Please contact the Holt Sales Department for additional information.

## FEATURES

- Low power CMOS
- TTL and CMOS compatible inputs
- Programmable output voltage swing
- Adjustable ARINC rise and fall times
- Plastic 14 \& 16-pin thermally enhanced SOIC packages available
- Pin-for-Pin alternative for Intersil/Fairchild applications
- Operates at data rates up to 100 Kbits
- Overvoltage protection
- Industrial and Military temperature ranges


## PIN CONFIGURATION (Top View)



HI-3184PS, HI-3185PS, HI-3186PS \& HI-3187PS

## 14 - PIN PLASTIC SMALL OUTLINE (ESOIC)** NB

Notes: * Pin 2 may be left floating
** Thermally Enhanced SOIC Package
(See Page 6 for additional package pin configurations)

## FUNCTION



## ARINC 429 DIFFERENTIAL LINE DRIVER

## TRUTH TABLE

| SYNC | CLOCK | DATA(A) | DATA(B) | AOUT | BOUT | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | L | X | X | 0 V | 0 V | NULL |
| L | X | X | X | 0 V | 0 V | NULL |
| H | H | L | L | 0 V | 0 V | NULL |
| H | H | L | H | -VREF | +VREF | LOW |
| H | H | H | L | +VREF | -VREF | HIGH |
| $H$ | H | H | H | OV | OV | NULL |

## FUNCTIONAL DESCRIPTION

The SYNC and CLOCK inputs establish data synchronization utilizing two AND gates, one for each data input (figure 2). Each logic input, including the power enable ( $\overline{\mathrm{STROBE}}$ ) input, are TTL/CMOS compatible.

Figure 1 illustrates a typical ARINC 429 bus application. Three power supplies are necessary to operate the HI-3182; typically $+15 \mathrm{~V},-15 \mathrm{~V}$ and +5 V . The chip also works with $\pm 12 \mathrm{~V}$ supplies. The +5 V supply can also provide a reference voltage that determines the output voltage swing. The differential output voltage swing will equal 2 Vref. If a value of Vref other than +5 V is needed, a separate +5 V power supply is required for pin V 1.

With the DATA (A) input at a logic high and DATA (B) input at a logic low, Aout will switch to the + Vref rail and Bout will switch to the -Vref rail (ARINC HIGH state). With both data input signals at a logic low state, the outputs will both switch to OV (ARINC NULL state).

The driver output impedance, Rout, is nominally 75,26 or 0 ohms depending on the option chosen. The rise and fall times of the outputs can be calibrated through the selection of two external capacitor values that are connected to the CA and Св input pins. Typical values for high-speed operation (100KBPS) are $\mathrm{CA}_{\mathrm{A}}=\mathrm{CB}=75 \mathrm{pF}$ and for low-speed operation (12.5 to 14KBPS) $\mathrm{CA}=\mathrm{CB}=500 \mathrm{pF}$.

The CA and Св pins swing between +5 V and ground allowing the switching of capacitor values with an external singlesupply analog switch.

The ARINC outputs can be put in a tri-state mode by applying a logic high to the STROBE input pin. If this feature is not being used, the pin should be tied to ground. The STROBE
function is not available in the $14 \& 16$-pin SOIC package configurations where the pin is internally connected to ground.

The ARINC outputs of the HI-3182, $\mathrm{HI}-3184$ and $\mathrm{HI}-3187$ are protected by internal fuses capable of sinking between 800 900 mA for short periods of time ( $125 \mu \mathrm{~s}$ ).

The Vref pin has an internal pull-up resistor to $V+$, allowing the use of a simple external zener diode to set the reference voltage.

## POWER SUPPLY SEQUENCING

The power supplies should be controlled to prevent large currents during supply turn-on and turn-off. The recommended sequence is +V followed by V 1, always ensuring that +V is the most positive supply. The -V supply is not critical and can be asserted at any time.


Figure 1. ARINC 429 BUS APPLICATION


## PIN DESCRIPTIONS

| SYMBOL | FUNCTION | DESCRIPTION |
| :---: | :---: | :--- |
| VREF | ANALOG | Ref. voltage used to determine output voltage swing. Pin sources current to allow use of a zener reference. |
| $\overline{\text { STROBE }}$ | INPUT | A logic high tri-states the ARINC outputs. Not available in the 14-pin SOIC package (tied to GND internally). |
| SYNC | INPUT | Synchronizes data inputs |
| DATA (A) | INPUT | Data input terminal A |
| CA | INPUT | Connection for DATA (A) slew-rate capacitor |
| Aout | OUTPUT | ARINC output terminal A |
| $-V$ | POWER | -12 V to -15V |
| GND | POWER | 0.0 V |
| +V | POWER | +12 V to +15V |
| Bout | OUTPUT | ARINC output terminal B |
| CB | INPUT | Connection for DATA (B) slew-rate capacitor |
| DATA (B) | INPUT | Data input terminal B |
| CLOCK | INPUT | Synchronizes data inputs |
| $V_{1}$ | POWER | $+5 \mathrm{~V} \pm 5 \%$ |

## ABSOLUTE MAXIMUM RATINGS

All Voltages referenced to GND, TA = Operating Temperature Range (unless otherwise specified)

| PARAMETER | SYMBOL | CONDITIONS | OPERATING RANGE | MAXIMUM | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Voltage | Vdif | Voltage between +V and -V terminals |  | 40 | V |
| Supply Voltage | $\begin{aligned} & +V \\ & -V \\ & V_{1} \end{aligned}$ |  | $\begin{gathered} +10.8 \text { to }+16.5 \\ -10.8 \text { to }-16.5 \\ +5 \pm 5 \% \end{gathered}$ | +7 | V V V |
| Voltage Reference | Vref | For ARINC 429 <br> For Applications other than ARINC | $\begin{aligned} & +5 \pm 5 \% \\ & 1.5 \text { to } 6 \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |
| Input Voltage Range | VIN |  |  | $\begin{gathered} \geq \text { GND }-0.3 \\ \leq \mathrm{V} 1+0.3 \end{gathered}$ | $\begin{aligned} & V \\ & V \end{aligned}$ |
| Output Short-Circuit Duration |  | See Note: 1 |  |  |  |
| Output Overvoltage Protection |  | See Note: 2 |  |  |  |
| Operating Temperature Range | TA | High-temp \& Military Industrial | $\begin{gathered} -55 \text { to }+125 \\ -40 \text { to }+85 \end{gathered}$ |  | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tstg | Ceramic \& Plastic | -65 to +150 |  | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature |  | Soldering, 10 seconds |  | +275 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature | TJ |  |  | +175 | ${ }^{\circ} \mathrm{C}$ |

Note 1. Heatsinking may be required for continuous Output Short Circuit at $+125^{\circ} \mathrm{C}$ and for 100 KBPS at $+125^{\circ} \mathrm{C}$.
Note 2. The fuses used for Output Overvoltage Protection may be blown by the presence of a voltage at either output that is greater than $\pm 12.0 \mathrm{~V}$ with respect to GND. (HI-3182, 3184 \& 3187 only)

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current +V (Operating) | ICCOP (+V) | No Load (0-100KBPS) |  |  | +16 | mA |
| Supply Current -V (Operating) | Iccop (-V) | No Load (0-100KBPS) | -16 |  |  | mA |
| Supply Current V1 (Operating) | ICCOP ( $\mathrm{V}_{1}$ ) | No Load (0-100KBPS) |  |  | 500 | $\mu \mathrm{A}$ |
| Reference Pin Current Vref (Operating) | $\operatorname{ICCOP~(VREF)~}$ | No Load, VREF $=5 \mathrm{~V}$ (0-100KBPS) | -1.0 | -0.4 | -0.15 | mA |
| Supply Current +V (During Short Circuit Test) | Isc (+V) | Short to Ground (See Note: 1) |  |  | 150 | mA |
| Supply Current -V (During Short Circuit Test) | Isc (-V) | Short to Ground (See Note: 1) | -150 |  |  | mA |
| Output Short Circuit Current (Output High) | Iohsc | Short to Ground Vmin=0 (See Note: 2) |  |  | -80 | mA |
| Output Short Circuit Current (Output Low) | Iolsc | Short to Ground Vmin=0 (See Note: 2) | +80 |  |  | mA |
| Input Current (Input High) | IIH |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| Input Current (Input Low) | IIL |  | -1.0 |  |  | $\mu \mathrm{A}$ |
| Input Voltage High | VIH |  | 2.0 |  |  | V |
| Input Voltage Low | VIL |  |  |  | 0.5 | V |
| Output Voltage High (Output to Ground) | VOH | No Load (0-100KBPS) | $\begin{aligned} & +V_{\text {REF }} \end{aligned}$ |  | $\begin{aligned} & +V_{\text {REF }} \\ & +.25 \end{aligned}$ | V |
| Output Voltage Low (Output to Ground) | Vol | No Load (0-100KBPS) | $\begin{aligned} & \hline-\mathrm{VREF} \\ & -.25 \end{aligned}$ |  | $\begin{gathered} -\mathrm{VREF}_{\mathrm{CEF}} \\ +.25 \end{gathered}$ | V |
| Output Voltage Null | VNULL | No Load (0-100KBPS) | -250 |  | +250 | mV |
| Input Capacitance | CIN | See Note 1 |  | 15 |  | pF |
| Note 1. Not tested, but characterized at initial device design and after major process and/or design change which affects this parameter. <br> Note 2. Interchangeability of force and sense is acceptable. |  |  |  |  |  |  |

## AC ELECTRICAL CHARACTERISTICS

$+\mathrm{V}=+15 \mathrm{~V},-\mathrm{V}=-15 \mathrm{~V}, \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{REF}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=$ Operating Temperature Range (unless otherwise specified).

| PARAMETER | SYMBOL | CONDITION | MIN | TYP | MAX | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Rise Time (AOUT, Bout) | tR | $\mathrm{CA}_{\mathrm{A}}=\mathrm{CB}=75 \mathrm{pF}$ | See Figure 3. | 1.0 |  | 2.0 |
| Fall Time (AOUT, BOUT) | tF | $\mathrm{CA}_{\mathrm{A}}=\mathrm{CB}=75 \mathrm{pF} \quad$ See Figure 3. | 1.0 |  | 2.0 | $\mu \mathrm{~s}$ |
| Propagtion Delay Input to Output | tPLH | $\mathrm{CA}_{\mathrm{A}}=\mathrm{CB}=75 \mathrm{pF} \quad$ See Figure 3. |  |  | 3.0 | $\mu \mathrm{~s}$ |
| Propagtion Delay Input to Output | tPHL | $\mathrm{CA}_{\mathrm{A}}=\mathrm{CB}=75 \mathrm{pF} \quad$ See Figure 3. |  |  | 3.0 | $\mu \mathrm{~s}$ |



Figure 3. SWITCHING WAVEFORMS

HI-318X PACKAGE THERMAL CHARACTERISTICS
MAXIMUM ARINC LOAD ${ }^{3,6,7}$

| PACKAGE STYLE ${ }^{1}$ | HEAT SINK | $\begin{gathered} \text { ØJA } \\ \left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \\ \hline \end{gathered}$ | SUPPLY CURRENT ${ }^{2}$ | JUNCTION TEMPERATURE, $\mathrm{Tj}^{\text {j}}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TA $=25^{\circ} \mathrm{C}$ | TA $=85^{\circ} \mathrm{C}$ | $\mathrm{TA}=125^{\circ} \mathrm{C}$ |
| 14-pin Thermally Enhanced Plastic SOIC (ESOIC) | Unsoldered | 82 | 20 mA | $57^{\circ} \mathrm{C}$ | $117^{\circ} \mathrm{C}$ | $157^{\circ} \mathrm{C}$ |
|  | Soldered | 65 | 20 mA | $51^{\circ} \mathrm{C}$ | $111^{\circ} \mathrm{C}$ | $151^{\circ} \mathrm{C}$ |
| 14-pin Thermally Enhanced Plastic SOIC (ESOIC) | Unsoldered | 51 | 20 mA | $45^{\circ} \mathrm{C}$ | $105^{\circ} \mathrm{C}$ | $145^{\circ} \mathrm{C}$ |
|  | Soldered | 28 | 20 mA | $36^{\circ} \mathrm{C}$ | $96^{\circ} \mathrm{C}$ | $136{ }^{\circ} \mathrm{C}$ |
| 28-pin Plastic PLCC | N/A | 70 | 25 mA | $56^{\circ} \mathrm{C}$ | $110^{\circ} \mathrm{C}$ | $150^{\circ} \mathrm{C}$ |

AOUT and Bout Shorted to Ground

| PACKAGE STYLE ${ }^{1}$ | HEAT SINK | $\begin{gathered} \text { ØJA } \\ \left({ }^{\circ} \mathrm{C} / \mathrm{W}\right) \\ \hline \end{gathered}$ | SUPPLY CURRENT ${ }^{2}$ | JUNCTION TEMPERATURE, Tj |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TA $=25^{\circ} \mathrm{C}$ | TA $=85^{\circ} \mathrm{C}$ | TA $=125^{\circ} \mathrm{C}$ |
| 14-pin Thermally Enhanced Plastic SOIC (ESOIC) | Unsoldered | 82 | 36 mA | $57^{\circ} \mathrm{C}$ | $147^{\circ} \mathrm{C}$ | $187^{\circ} \mathrm{C}$ |
|  | Soldered | 65 | 36 mA | $78^{\circ} \mathrm{C}$ | $138^{\circ} \mathrm{C}$ | $178^{\circ} \mathrm{C}$ |
| 14-pin Thermally Enhanced Plastic SOIC (ESOIC) | Unsoldered | 51 | 40 mA | $64^{\circ} \mathrm{C}$ | $124^{\circ} \mathrm{C}$ | $164{ }^{\circ} \mathrm{C}$ |
|  | Soldered | 28 | 40 mA | $53^{\circ} \mathrm{C}$ | $113^{\circ} \mathrm{C}$ | $153^{\circ} \mathrm{C}$ |
| 28-pin Plastic PLCC | N/A | 70 | 63 mA | $100^{\circ} \mathrm{C}$ | $150^{\circ} \mathrm{C}$ | $182^{\circ} \mathrm{C}$ |

## Notes:

1. All data taken in still air on devices soldered to a single layer copper PCB ( $3^{\prime \prime} \mathrm{X} 4.5$ " X .062 ").
2. At $100 \%$ duty cycle, 15 V power supplies. For 12 V power supplies multiply all tabulated values by 0.8 .
3. High Speed: Data Rate $=100 \mathrm{Kbps}$, Load: $\mathrm{R}=400$ Ohms, $\mathrm{C}=10 \mathrm{nF}$. Data not presented for $\mathrm{C}=30 \mathrm{nF}$ as this is considered unrealistic for high speed operation.
4. Similar results would be obtained with Aout shorted to Bout.
5. For applications requiring survival with continuous short circuit, operation above $\mathrm{Tj}=175^{\circ} \mathrm{C}$ is not recommended.
6. Data will vary depending on air flow and the method of heat sinking employed.
7. Current values listed are for each of the +V and -V supplies.

## HEAT SINK - ESOIC PACKAGES

Both the 14 -pin and 16-pin thermally enhanced SOIC packages are used for HI-318X products. These ESOIC packages include a metal heat sink located on the bottom surface of the device. This heat sink should be soldered down to the printed circuit board for optimum thermal
dissipation. The heat sink is electrically isolated from the chip and can be soldered to any ground or power plane. However, since the chip's substrate is at +V , connecting the heat sink to this power plane is recommended to avoid coupling noise into the circuit.

ADDITIONAL PIN CONFIGURATIONS (See page 1 for 14-Pin Small Outline soic)

## HI-3182PS, HI-3183PS, HI-3188PS



Notes: * Pin 2 may be left floating
** Thermally Enhanced SOIC package
16 - PIN PLASTIC SMALL OUTLINE (ESOIC)**


## ORDERING INFORMATION

## $\mathrm{HI}-\underline{318 \mathrm{x}} \mathrm{x} \mathbf{x - x x}$ (Ceramic)

| PART <br> NUMBER | TEMPERATURE <br> RANGE | FLOW | BURN <br> IN |
| :---: | :--- | :---: | :---: |
| I | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | I | NO |
| T | $-55^{\circ} \mathrm{C} \mathrm{TO}+125^{\circ} \mathrm{C}$ | T | NO |
| M | $-55^{\circ} \mathrm{C} \mathrm{TO}+125^{\circ} \mathrm{C}$ | M | YES |


| PART <br> NUMBER | PACKAGE <br> DESCRIPTION | LEAD <br> FINISH (1) |
| :---: | :--- | :--- |
| CD | 16 PIN CERAMIC SIDE BRAZED DIP | Gold ('M' flow: solder) |
| CJ | 32 PIN J-LEAD CERQUAD (not available with 'M' flow) | Solder |
| CL | 28 PIN CERAMIC LEADLESS CHIP CARRIER (LCC) | Gold ('M' flow: solder) |
| CR | 16 PIN CERDIP (not available with 'M' flow) | Solder |


| PART <br> NUMBER | OUTPUT SERIES |  |
| :---: | :---: | :---: |
|  | RESISTANCE | FUSE |
| 3182 | 37.5 Ohms | YES |
| 3183 | 13 Ohms | NO |

## HI - 318xxx x x (Plastic)

| PART <br> NUMBER | LEAD <br> FINISH |  |  |  |
| :---: | :--- | :---: | :---: | :---: |
| Blank | Tin / Lead (Sn / Pb) Solder |  |  |  |
| F | $100 \%$ Matte Tin (Pb-free, RoHS compliant) |  |  |  |
| PART <br> NUMBER | TEMPERATURE <br> RANGE | FLOW | BURN <br> IN |  |
| I | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | I | NO |  |
| T | $-55^{\circ} \mathrm{C} \mathrm{TO}+125^{\circ} \mathrm{C}$ | T | NO |  |
| $\mathrm{M} \mathrm{(2)}$ | $-55^{\circ} \mathrm{C} \mathrm{TO}+125^{\circ} \mathrm{C}$ | M | YES |  |


| PART | PACKAGE | OUTPUT SERIES |  |
| :---: | :--- | :---: | :---: |
| NUMBER | DESCRIPTION | RESISTANCE | FUSE |
| 3182PJ | 28 PIN PLASTIC J-LEAD PLCC | 37.5 Ohms | YES |
| 3182PS | 16 PIN PLASTIC SMALL OUTLINE - WB (ESOIC) | 37.5 Ohms | YES |
| 3183PJ | 28 PIN PLASTIC J-LEAD PLCC | 13 Ohms | NO |
| 3183PS | 16 PIN PLASTIC SMALL OUTLINE - WB (ESOIC) | 13 Ohms | NO |
| 3184PS | 14 PIN PLASTIC SMALL OUTLINE - NB (ESOIC) | 37.5 Ohms | YES |
| 3185PS | 14 PIN PLASTIC SMALL OUTLINE - NB (ESOIC) | 37.5 Ohms | NO |
| 3186PS | 14 PIN PLASTIC SMALL OUTLINE - NB (ESOIC) | 13 Ohms | NO |
| 3187PS | 14 PIN PLASTIC SMALL OUTLINE - NB (ESOIC) | 13 Ohms | YES |
| 3188PS | 16 PIN PLASTIC SMALL OUTLINE - WB (ESOIC) | 13 Ohms | NO |

Legend: ESOIC - Thermally Enhanced Small Outline Package (SOIC w/built-in heat sink)
NB - Narrow Body
WB - Wide Body
(1) Gold terminal finish is Pb-Free, RoHS compliant.
(2) Only available with '3182PJ'.

## 14-PIN PLASTIC SMALL OUTLINE (ESOIC) - NB

(Narrow Body, Thermally Enhanced)


16-PIN PLASTIC SMALL OUTLINE (ESOIC) - NB
(Narrow Body, Thermally Enhanced)
Package Type: 16HNE


## 16-PIN PLASTIC SMALL OUTLINE (ESOIC) - WB

(Wide Body, Thermally Enhanced)
Package Type: 16HWE


## 16-PIN CERAMIC SIDE-BRAZED DIP



## 16-PIN CERDIP

Package Type: 16D


$$
\frac{.056 \text { TYP. }}{\text { (1.422 TYP.) }} \quad \frac{.100 \pm .010}{(2.54 \pm .254)}
$$



## 28-PIN PLASTIC PLCC

Package Type: 28J

$\frac{.017 \pm .004}{(.432 \pm .102)}$


28-PIN CERAMIC LEADLESS CHIP CARRIER
Package Type: 28S


## 32-PIN J-LEAD CERQUAD

Package Type: 32U


