

October 2009

MIL-STD-1553 / 1760 3.3V Monolithic Dual Transceivers

DESCRIPTION

The HI-1579 and HI-1581 are low power CMOS dual transceivers designed to meet the requirements of the MIL-STD-1553 specification.

The transmitter section of each bus takes complementary CMOS / TTL Manchester II bi-phase data and converts it to differential voltages suitable for driving the bus isolation transformer. Separate transmitter inhibit control signals are provided for each transmitter.


The receiver section of the each bus converts the 1553 bus bi-phase differential data to complementary CMOS / TTL data suitable for inputting to a Manchester decoder. Each receiver has a separate enable input which can be used to force the output of the receiver to a logic "0" (HI-1579) or logic 1 (HI-1581).

To minimize the package size for this function, the transmitter outputs are internally connected to the receiver inputs, so that only two pins are required for connection to each coupling transformer.


FEATURES

- Compliant to MIL-STD-1553A and B, MIL-STD-1760 and ARINC 708A
- 3.3V single supply operation
- Smallest footprint available in 7mm x 7mm 44 pin plastic chip-scale package (QFN)
- Less than 0.5W maximum power dissipation
- Industrial and extended temperature ranges
- Industry standard pin configurations


PIN CONFIGURATIONS



44 Pin Plastic 7mm x 7mm Chip-scale package



20 Pin Plastic ESOIC - WB package



20 Pin Ceramic DIP package

HOLT INTEGRATED CIRCUITS www.holtic.com

PIN DESCRIPTIONS

PIN (DIP & SOIC)	SYMBOL	FUNCTION	DESCRIPTION
1	VDDA	power supply	+3.3 volt power for transceiver A
2	BUSA	analog output	MIL-STD-1533 bus driver A, positive signal
3	BUSA	analog output	MIL-STD-1553 bus driver A, negative signal
4	RXENA	digital input	Receiver A enable. If low, forces RXA and RXA low
5	GNDA	power supply	Ground for transceiver A
6	VDDB	power supply	+3.3 volt power for transceiver B
7	BUSB	analog output	MIL-STD-1533 bus driver B, positive signal
8	BUSB	analog output	MIL-STD-1553 bus driver B, negative signal
9	RXENB	digital input	Receiver B enable. If low, forces RXB and RXB low
10	GNDB	power supply	Ground for transceiver B
11	RXB	digital output	Receiver B output, inverted
12	RXB	digital output	Receiver B output, non-inverted
13	TXINHB	digital input	Transmit inhibit, bus B. If high BUSB, BUSB disabled
14	TXB	digital input	Transmitter B digital data input, non-inverted
15	TXB	digital input	Transmitter B digital data input, inverted
16	RXA	digital output	Receiver A output, inverted
17	RXA	digital output	Receiver A output, non-inverted
18	TXINHA	digital input	Transmit inhibit, bus A. If high BUSA, BUSA disabled
19	TXA	digital input	Transmitter A digital data input, non-inverted
20	TXA	digital input	Transmitter A digital data input, inverted

FUNCTIONAL DESCRIPTION

The HI-1579 family of dual data bus transceivers contains differential voltage source drivers and differential receivers. It is intended for applications using a MIL-STD-1553 A/B data bus. The device produces a trapezoidal output waveform during transmission.

TRANSMITTER

Data input to the device's transmitter section is from the complementary CMOS inputs TXA/B and TXA/B. The transmitter accepts Manchester II bi-phase data and converts it to differential voltages on BUSA/B and BUSA/B. The transceiver outputs are either direct or transformer coupled to the MIL-STD-1553 data bus. Both coupling methods produce a nominal voltage on the bus of 7.5 volts peak to peak.

The transmitter is automatically inhibited and placed in the high impedance state when both TXA/B and $\overline{TXA/B}$ are either at a logic "1" or logic "0" simultaneously. A logic "1" applied to the TXINHA/B input will force the transmitter to the high impedance state, regardless of the state of TXA/B and $\overline{TXA/B}$.

RECEIVER

The receiver accepts bi-phase differential data from the MIL-STD-1553 bus through the same direct or transformer coupled interface as the transmitter. The receiver's differential input stage drives a filter and threshold comparator that produces CMOS data at the RXA/B and RXA/B output pins. When the MIL-STD-1553 bus is idle and RXENA or RXENB are high, RXA/B will be logic "0" on HI-1579 and logic "1" on HI-1581.


Each set of receiver outputs can also be independently forced to the bus idle state (logic "0" on HI-1579 or logic "1" on HI-1581) by setting RXENA or RXENB low.


MIL-STD-1553 BUS INTERFACE


A direct coupled interface (see Figure 2) uses a 1:2.5 ratio isolation transformer and two 55 ohm isolation resistors between the transformer and the bus.

In a transformer coupled interface (see Figure 3), the transceiver is also connected to a 1:2.5 isolation transformer which in turn is connected to a 1:1.4 coupling transformer. The transformer coupled method also requires two coupling resistors equal to 75% of the bus characteristic impedance (Zo) between the coupling transformer and the bus.

HI-1579, HI-1581







ABSOLUTE MAXIMUM RATINGS

Supply voltage (VDD)	-0.3 V to +5 V			
Logic input voltage range	-0.3 V dc to +3.6 V			
Receiver differential voltage	10 Vр-р			
Driver peak output current	+1.0 A			
Power dissipation at 25°C ceramic DIL, derate	1.0 W 7mW/°C			
Solder Temperature	275°C for 10 sec.			
Junction Temperature	175°C			
Storage Temperature	-65°C to +150°C			

RECOMMENDED OPERATING CONDITIONS

Supply Voltage	
VDD	3.3V ±5%

Temperature Range

Industrial--40°C to +85°C Hi-Temp-55°C to +125°C

NOTE: Stresses above absolute maximum ratings or outside recommended operating conditions may cause permanent damage to the device. These are stress ratings only. Operation at the limits is not recommended.

DC ELECTRICAL CHARACTERISTICS

VDD = 3.3 V, GND = 0V, TA = Operating Temperature Range (unless otherwise specified).

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS
Operating Voltage	VDD		3.15	3.30	3.45	V
Total Supply Current	ICC1	Not Transmitting		4	10	mA
	ICC2	Transmit one bus @ 50% duty cycle		225	300	mA
	ICC3	Transmit one bus @ 100% duty cycle		425	600	mA
Power Dissipation	PD1	Not Transmitting			0.06	W
	PD2	Transmit one bus @ 100% duty cycle		0.3	0.5	W
Min. Input Voltage (HI)	Vih	Digital inputs	70%			VDD
Max. Input Voltage (LO)	VIL	Digital inputs			30%	VDD
Min. Input Current (HI)	Ін	Digital inputs			20	μA
Max. Input Current (LO)	١L	Digital inputs	-20			μA
Min. Output Voltage (HI)	Vон	louτ = -1.0mA, Digital outputs	90%			VDD
Max. Output Voltage (LO)	Vін	louτ = 1.0mA, Digital outputs			10%	VDD
RECEIVER (Measured at Point "AD" in F	igure 2 unles	s otherwise specified)				
Input resistance	Rin	Differential (at chip BUS pins)	20			Kohm
Input capacitance	CIN	Differential			5	pF
Common mode rejection ratio	CMRR		40			dB
Input Level	Vin	Differential			9	Vp-p
Input common mode voltage	VICM		-5.0		5.0	V-pk
Threshold Voltage - Direct-coupled Detect	Vthd	1 MHz Sine Wave	0.65		20.0	Vp-p
No Detect	Vthnd	(Measured at Point "Ao" in Figure 2)			0.45	Vp-p
		(RX pulse width 70 ns)				
Theshold Voltage - Transformer-coupled Detect	Vthd	1 MHz Sine Wave	0.65		14.0	Vp-p
No Detect	Vthnd	(Measured at Point "Ат" in Figure 3) (RX pulse width 70 ns)			0.45	Vp-р

4

DC ELECTRICAL CHARACTERISTICS (cont.)


VDD = 3.3 V, GND = 0V, TA = Operating Temperature Range (unless otherwise specified).


	PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
TRANSMITTER	(Measured at Point "AD" in Fi	gure 2 unless	otherwise specified)				
Output Voltage	Direct coupled	Vout	35 ohm load (Measured at Point "Aɒ" in Figure 2)	6.1		9.0	Vp-p
	Transformer coupled	Vout	70 ohm load (Measured at Point "Ατ" in Figure 3)	20.0		27.0	Vp-p
Output Noise		Von	Differential, inhibited			10.0	mVp-p
Output Dynamic O	ffset Voltage Direct coupled	Vdyn	35 ohm load (Measured at Point "Aɒ" in Figure 2)	-90		90	mV
	Transformer coupled	Vdyn	70 ohm load (Measured at Point "Ατ" in Figure 3)	-250		250	mV
Output resistance		Rout	Differential, not transmitting	10			Kohm
Output Capacitanc	ce	Соит	1 MHz sine wave			15	pF

AC ELECTRICAL CHARACTERISTICS

VDD = 3.3 V, GND = 0V, TA = Operating Temperature Range (unless otherwise specified).

PARAMETER SYMBOL		TEST CONDITIONS	MIN	TYP	MAX	UNITS
RECEIVER (Measured a	at Point "Ao" i	n Figure 2)	-			
Receiver Delay	tDR	From input zero crossing to RXA/B or RXA/B			450	ns
Receiver gap time	tRG	Spacing between RXA/B and RXA/B pulses	90		365	ns
Receiver Enable Delay	tREN	From RXENA/B rising or falling edge to			40	ns
	u (EI)	RXA/B or RXA/B				110
TRANSMITTER (Measured a	at Point "A _D " i	in Figure 2)				
Driver Delay	tDT	TXA/B, TXA/B to BUSA/B, BUSA/B			150	ns
Rise time tr		35 ohm load	100		300	ns
Fall Time tf		35 ohm load	100		300	ns
Inhibit Delay	tDI-H	Inhibited output			100	ns
	tDI-L	Active output			150	ns





HEAT SINK - ESOIC & CHIP-SCALE PACKAGE

The HI-1579PSI/T/M and HI-1581PSI/T/M use a 20-pin thermally enhanced SOIC package. The HI-1579PCI/T/M and HI-1581PCI/T/M use a plastic chip-scale package (QFN). These packages include a metal heat sink located on the bottom surface of the device. This heat sink should be soldered down to the printed circuit board for optimum thermal dissipation. The heat sink is electrically isolated and may be soldered to any convenient power or ground plane.

APPLICATIONS NOTE

Holt Applications Note AN-500 provides circuit design notes regarding the use of Holt's family of MIL-STD-1553 transceivers. Layout considerations, as well as recommended interface and protection components are included.

THERMAL CHARACTERISTICS

PART NUMBER	PACKAGE STYLE	CONDITION	a	JUNCTION TEMPERATURE			
PART NUMBER	PACKAGE STILE	CONDITION	Ø _{JA}	T _A =25°C	T _A =85°C	T _A =125°C	
HI-1579PSI / T / M	20-pin Thermally enhanced plastic	Heat sink unsoldered	54°C/W	52°C	112°C	152°C	
HI-1581PSI / T / M	SOIC (ESOIC)	Heat sink soldered	47°C/W	49°C	109°C	149°C	
HI-1579CDI / T / M	20-pin Ceramic	Socketed	62°C/W	56°C	116°C	156°C	
HI-1581CDI / T / M	side-brazed DIP	Sockeled	02 C/W	50 C	110 C	100 C	
HI-1579PCI / T / M	44-pin Plastic chip-	Heat sink	49°C/W	50°C	110°C	150°C	
HI-1581PCI / T / M	scale package (QFN)	unsoldered	43 0/11	50 C	THU C	150 C	

Data taken at VDD=3.3V, continuous transmission at 1Mbit/s, single transmitter enabled.

ORDERING INFORMATION

HI - $\underline{15xx} \underline{xx} \underline{x} \underline{x} \underline{x}$ (Plastic)

	PART NUMBER	LEAD FINISI	4				
	Blank	Tin / Le	ead (Sn /	Pb) Solo	der		
	F	100%	100% Matte Tin (Pb-free RoHS compliant)				
	 PART NUMBER	TEMP RANG	ERATUR E	-	LOW	BURN IN	
	I	-40°C	TO +85°0	2	I	No	
	Т	-55°C	TO +125	°C	Т	No	
	М	-55°C	TO +125	°C	М	Yes	
	 PART NUMBER	PACK DESC	AGE RIPTION				
	PC	44 PIN	I PLASTI	C CHIP-	SCALE P		RFN (44PCS)
	PS	20 PIN	I PLASTI	C ESOI	C, Therm	ally Enhanc	ed Wide SOIC w/Heat Sink (20HWE)
	PART		NA = 0		IB = 0		
	NUMBER	RXA	RXA	RXB	RXB		
	1579	0	0	0	0		

1

HI - <u>15xxCD x</u> (Ceramic)

PART NUMBER	TEMPERATURE RANGE			LOW	BURN IN	LEAD FINISH	
I	-40°C	TO +85°0	O +85°C I		No	Gold (Pb-free, RoHS compliant)	
Т	-55°C	TO +125°	°C	Т	No	Gold (Pb-free, RoHS compliant)	
М	-55°C	TO +125°	°C	Μ	Yes	Tin / Lead (Sn / Pb) Solder	
PART NUMBER	RXEI RXA	NA = 0 RXA	RXEI RXB	NB = 0 RXB	PACKA DESCR	-	
1579	0	0	0	0	20 PIN CERAMIC SIDE BRAZED DIP (20C)		
1581	1	1	1	1	20 PIN CERAMIC SIDE BRAZED DIP (20C)		

1

RECOMMENDED TRANSFORMERS

The HI-1579 and HI-1581 transceivers have been characterized for compliance with the electrical requirements of MIL-STD-1553 when used with the following

1581

1

1


transformers. Holt recommends the Premier Magnetics parts as offering the best combination of electrical performance, low cost and small footprint.

MANUFACTURER	PART NUMBER	APPLICATION	TURNS RATIO(S)	DIMENSIONS
Premier Magnetics	PM-DB2725EX	Isolation	Dual tapped 1:1.79, 1:2.5	.500 x .500 x .375 inches
Technotrol	TL1553-45	Isolation	Dual tapped 1:1.79, 1:2.5	.630 x 630 x .155 inches
Premier Magnetics	PM-DB2702	Stub coupling	1:1.4	.625 x .500 x .250 inches
Technotrol	TQ-1553-2	Stub coupling	1:1.4	.625 x .625 x .250 inches

REVISION HISTORY

Document	Rev.	Date	Description of Change
DS1579	DS1579 F 07/24/09 G 10/5/09		Correct typographical errors in package dimensions. Clarified available temperature ranges.
			Clarified status of RXA/B and $\overline{RXA}/\overline{B}$ pins in bus idle state when RXENA or RXENB are high (logic "1").
			Clarified nomenclature of chip-scale package as QFN. Added 'M' flow option for QFN package ('PCM' package option).
			Updated datasheet to include HI-1581 variant.

HOLT Z



HOLT INTEGRATED CIRCUITS

9

HOLT Z

