**S71WS-Nx0 Based MCPs Stacked Multi-Chip Product (MCP) 128/256/512 Megabit (32M/16M x 16 bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst-mode Flash Memory with pSRAM Type 4**



*Data Sheet* **ADVANCE INFORMATION**

**Notice to Readers:** This document states the current technical specifications regarding the Spansion product(s) described herein. Each product described herein may be designated as Advance Information, Preliminary, or Full Production. See Notice On Data Sheet Designations for definitions.

**Publication Number** S71WS-N\_01 **Revision** A **Amendment** 4 **Issue Date** September 15, 2005

This document contains information on one or more products under development at Spansion LLC. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion LLC reserves the right to change or discontinue work on this proposed product without notice.



### **Notice On Data Sheet Designations**

Spansion LLC issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

#### **Advance Information**

The Advance Information designation indicates that Spansion LLC is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion LLC therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion LLC. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion LLC reserves the right to change or discontinue work on this proposed product without notice."

### **Preliminary**

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

#### **Combination**

Some data sheets will contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document will distinguish these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

#### **Full Production (No Designation on Document)**

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or  $V<sub>10</sub>$  range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion LLC applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion LLC deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local AMD or Fujitsu sales office.

# **S71WS-Nx0 Based MCPs**

**Stacked Multi-Chip Product (MCP) 128/256/512 Megabit (32M/16M x 16 bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst-mode Flash Memory with pSRAM Type 4**





### **General Description**

The S71WS-N Series is a product line of stacked Multi-Chip Product (MCP) packages and consists of the following items:

- One or more flash memory die
- pSRAM Type 4-Compatible pSRAM

The products covered by this document are listed in the table below. For details about their specifications, please refer to the individual constituent datasheet for further details.



## **Distinctive Characteristics**

### **MCP Features**

- Power supply voltage of 1.7 V to 1.95 V
- **Burst Speed: 54 MHz, 66 MHz**
- **Package**
	- 8 x 11.6 mm, 9 x 12 mm
- $\blacksquare$  Operating Temperature
	- Wireless, –25° C to +85° C

This document contains information on one or more products under development at Spansion LLC. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion LLC reserves the right to change or discontinue work on this proposed product without notice.



## **Contents**







Downloaded from [Elcodis.com](http://elcodis.com/parts/6385701/S71WS256NC0BAWE32.html) electronic components distributor











# **Tables**









# **Figures**



 $\bf{8}$ 







# **1 Product Selector Guide**



*Note: 0 (Protected), 1 (Unprotected [Default State])*



# **2 Ordering Information**

The ordering part number is formed by a valid combination of the following:





#### *Package Marking Note:*

*The package marking omits the leading* S *from the ordering part number.*

### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.



# **3 Input/Output Descriptions**

Table 3.1 identifies the input and output package connections provided on the device.

### **Table 3.1 Input/Output Descriptions**





### **4 MCP Block Diagram**



#### *Notes:*

- *1. For 1 Flash + pSRAM, F1-CE# = CE#. For 2 Flash + pSRAM, CE# = F1-CE# and F2-CE# is the chip-enable pin for the second Flash.*
- *2. Only needed for S71WS512N.*
- *3. For the 128M pSRAM devices, there are 23 shared addresses.*



## **5 Connection Diagrams/Physical Dimensions**

This section contains the I/O designations and package specifications for the S71WS-N.

### **5.1 Special Handling Instructions for FBGA Packages**

Special handling is required for Flash Memory products in FBGA packages.

Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150° C for prolonged periods of time.



### **5.2 Connection Diagrams**

### **5.2.1 1.8 V RAM Type 4 – Based Pinout**



**84-ball Fine-Pitch Ball Grid Array**

#### *Notes:*

*1. In MCPs based on a single S29WS256N (S71WS256N), ball B5 is RFU. In MCPs based on two S29WS256N (S71WS512), ball B5 is or F2-CE#.*

*<sup>2.</sup> Addresses are shared between Flash and RAM depending on the density of the pSRAM.*

| <b>MCP</b>  | <b>Flash-only Addresses</b> | <b>Shared Addresses</b> |
|-------------|-----------------------------|-------------------------|
| S71WS128NC0 | A22                         | $A21 - A0$              |
| S71WS256NC0 | A23-A22                     | $A21 - A0$              |
| S71WS512ND0 | A23                         | $A22-A0$                |



### **5.2.2 Look-Ahead Connection Diagram**



- 1. In a 3.0V system, the GL device used as Data has to have WP tied to V<sub>CC</sub>
- *2. F1 and F2 denote XIP/Flash, F3 and F4 denote Data/Companion Flash*





### **5.3 Physical Dimensions**

### **5.3.1 TLA084—84-ball Fine-Pitch Ball Grid Array (FBGA) 11.6 x 8.0 x 1.2 mm**



3372-2 \ 16-038.22a

Downloaded from [Elcodis.com](http://elcodis.com/parts/6385701/S71WS256NC0BAWE32.html) electronic components distributor



### **5.3.2 TSD084—84-ball Fine-Pitch Ball Grid Array (FBGA) 12.0 x 9.0 x 1.2 mm**





#### NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. **e** REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

- $\sqrt{6}$  DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- $\sqrt{\frac{\lambda}{\lambda}}$  SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\boxed{e/2}$ 

8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

9. N/A

<u>10\</u> A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK<br>MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3426\ 16-038.22

#### $\overline{\mathsf{D}}$  $\overline{A}$ D1 eD  $\boxed{\bigcirc}$  0.15 C (2X) Ő  $+ + + + + + + +$ 10  $\ddot{\phantom{1}}$ doooo'ooooo+  $+$  $\alpha$  $|\mathsf{SE}|/\hat{?}$  $+00000000000+$ 8  $00000000000+$ 7 <u>+0 0 0 0 0 0 0 0 0 0 +</u><br>+ 0 0 0 0 0 0 0 0 0 + 6 E E1 5  $+ 0 0 0 0 0 0 0 0 0 0 +$ 4 eE  $+0.0000000000+$ 3  $+00000000000+$ 2  $0 + + + +$  $+ + + + + + +$  $\overline{\mathbf{A}}$ 1 INDEX MARK M L K J H G F E D C A B PIN A1  $\boxed{B}$ PIN A1  $\sqrt{10}$ CORNER **CORNER** SD TOP VIEW  $\boxed{\bigcirc}$  0.15 C (2X) BOTTOM VIEW  $\frac{7}{10}$  0.20 C A A2 \*\*\*\*\*\*\*\*\*\*\*  $\bigcap$  0.08 C  $\overline{C}$ A1  $/6$ SIDE VIEW 84X ⊘b  $\begin{array}{|c|c|c|c|c|}\n\hline\n\oslash & 0.15 & \textcircled{\textsf{M}} & \textcircled{\textsf{R}} & \textsf{B} \\
\hline\n\oslash & 0.08 & \textcircled{\textsf{M}} & \textcircled{\textsf{R}} & \textcircled{\textsf{R}}\n\end{array}$  $\oplus$  $\omega$ NOTES: PACKAGE FEA 084 1. DIMENSIONING AND TOLERANCING METHODS PER JEDEC N/A ASME Y14.5M-1994. 2. ALL DIMENSIONS ARE IN MILLIMETERS. D x E | 12.00 mm x 9.00 mm | NOTE PACKAGE 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010. SYMBOL MIN NOM MAX 4. e REPRESENTS THE SOLDER BALL GRID PITCH. A  $\vert$  --- | --- | 1.40 PROFILE 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. A1 0.10 --- BALL HEIGHT SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE A2 1.11 --- 1.26 BODY THICKNESS "E" DIRECTION. D 12.00 BSC. BODY SIZE n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS E 9.00 BSC. BODY SIZE FOR MATRIX SIZE MD X ME. D1 8.80 BSC. MATRIX FOOTPRINT  $\sqrt{6}$  DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C. E1 7.20 BSC. MATRIX FOOTPRINT  $\overline{\overline{2}}$  SD and se are measured with respect to datums a MD | 12 MATRIX SIZE D DIRECTION AND B AND DEFINE THE POSITION OF THE CENTER SOLDER ME | 10 10 | MATRIX SIZE E DIRECTION BALL IN THE OUTER ROW. n 84 BALL COUNT WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000. Ø b 0.35 0.40 0.45 BALL DIAMETER WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE eE 0.80 BSC. BALL PITCH OUTER ROW, SD OR SE =  $e/2$ eD 0.80 BSC BALL PITCH 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SD / SE 0.40 BSC. SOLDER BALL PLACEMENT BALLS. A2,A3,A4,A5,A6,A7,A8,A9 DEPOPULATED SOLDER BALLS N/A B1,B10,C1,C10,D1,D10  $10<sub>10</sub>$  A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK E1,E10,F1,F10,G1,G10 MARK, METALLIZED MARK INDENTATION OR OTHER MEANS. H1,H10,J1,J10,K1,K10,L1,L10 M2,M3,M4,M5,M6,M7,M8,M9 3423 \ 16-038.21a *BSC is an ANSI standard for Basic Space Centering*

### **5.3.3 FEA084—84-ball Fine-Pitch Ball Grid Array (FBGA) 12.0 x 9.0 x 1.4 mm**

Downloaded from **Elcodis.com** electronic components distributor

# S29WS-N MirrorBit<sup>™</sup> Flash Family

**S29WS256N, S29WS128N 256/128 Megabit (16/8 M x 16 bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst-mode Flash Memory** 



# **General Description**

The Spansion S29WS256/128 are Mirrorbit™ Flash products fabricated on 110-nm process technology. These burst mode Flash devices are capable of performing simultaneous read and write operations with zero latency on two separate banks using separate data and address pins. These products can operate up to 80 MHz and use a single V<sub>CC</sub> of 1.7 V to 1.95 V that makes them ideal for today's demanding wireless applications requiring higher density, better performance and lowered power consumption.

# **Distinctive Characteristics**

- **Single 1.8 V read/program/erase (1.70–1.95 V)**
- **110 nm MirrorBit™ Technology**
- **Simultaneous Read/Write operation with zero latency**
- **32-word Write Buffer**
- **Sixteen-bank architecture consisting of 16/8 Mwords for WS256N/128N, respectively**
- Four 16 Kword sectors at both top and bottom of **memory array**
- **254/126 64 Kword sectors (WS256N/128N)**
- **Programmable linear (8/16/32) with or without wrap around and continuous burst read modes**
- Secured Silicon Sector region consisting of 128 **words each for factory and customer**
- **20-year data retention (typical)**
- **Cycling Endurance: 100,000 cycles per sector (typical)**
- RDY output indicates data available to system

# **Performance Characteristics**



- Command set compatible with JEDEC (42.4) **standard**
- **Hardware (WP#) protection of top and bottom sectors**
- **Dual boot sector configuration (top and bottom)**
- **Low V<sub>CC</sub> write inhibit**
- **Persistent and Password methods of Advanced Sector Protection**
- **Write operation status bits indicate program and erase operation completion**
- **Suspend and Resume commands for Program and Erase operations**
- **Unlock Bypass program command to reduce programming time**
- **Synchronous or Asynchronous program operation, independent of burst control register settings**
- **ACC input pin to reduce factory programming time**
- **Support for Common Flash Interface (CFI)**





**Publication Number** S71WS-N\_01 **Revision** A **Amendment** 4 **Issue Date** September 15, 2005

This document contains information on one or more products under development at Spansion LLC. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion LLC reserves the right to change or discontinue work on this proposed product without notice.



# **6 Input/Output Descriptions & Logic Symbol**

Table 6.1 identifies the input and output package connections provided on the device.



### **Table 6.1 Input/Output Descriptions**



# **7 Block Diagram**



**Figure 7.1 S29WS-N Block Diagram**



### **8 Additional Resources**

Visit www.amd.com and www.fujitsu.com to obtain the following related documents:

#### **Application Notes**

- Using the Operation Status Bits in AMD Devices
- Understanding Burst Mode Flash Memory Devices
- Simultaneous Read/Write vs. Erase Suspend/Resume
- MirrorBit<sup>™</sup> Flash Memory Write Buffer Programming and Page Buffer Read
- Design-In Scalable Wireless Solutions with Spansion Products
- Common Flash Interface Version 1.4 Vendor Specific Extensions

### **Specification Bulletins**

Contact your local sales office for details.

#### **Drivers and Software Support**

- Spansion low-level drivers
- Enhanced Flash drivers
- **Flash file system**

#### **CAD Modeling Support**

- **VHDL and Verilog**
- $IBIS$
- ORCAD

#### **Technical Support**

Contact your local sales office or contact Spansion LLC directly for additional technical support:

### **Email**

US and Canada: HW.support@amd.com Asia Pacific: asia.support@amd.com Europe, Middle East, and Africa Japan: http://edevice.fujitsu.com/jp/support/tech/#b7

#### **Frequently Asked Questions (FAQ)**

http://ask.amd.com/ http://edevice.fujitsu.com/jp/support/tech/#b7

#### **Phone**

US: (408) 749-5703 Japan (03) 5322-3324

#### **Spansion LLC Locations**

915 DeGuigne Drive, P.O. Box 3453 Sunnyvale, CA 94088-3453, USA Telephone: 408-962-2500 or 1-866-SPANSION

Spansion Japan Limited 4-33-4 Nishi Shinjuku, Shinjuku-ku Tokyo, 160-0023 Telephone: +81-3-5302-2200 Facsimile: +81-3-5302-2674

http://www.spansion.com





### **9 Product Overview**

The S29WS-N family consists of 256, 128 Mbit, 1.8 volts-only, simultaneous read/write burst mode Flash device optimized for today's wireless designs that demand a large storage array, rich functionality, and low power consumption.

These devices are organized in 16 or 8 Mwords of 16 bits each and are capable of continuous, synchronous (burst) read or linear read (8-, 16-, or 32-word aligned group) with or without wrap around. These products also offer single word programming or a 32-word buffer for programming with program/erase and suspend functionality. Additional features include:

- Advanced Sector Protection methods for protecting sectors as required
- 256 words of Secured Silicon area for storing customer and factory secured information. The Secured Silicon Sector is One Time Programmable.

### **9.1 Memory Map**

The S29WS256/128N Mbit devices consist of 16 banks organized as shown in Table 9.1–Table 9.2.



### **Table 9.1 S29WS256N Sector & Memory Address Map**

*Note: This table has been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA005–SA017) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 KB sectors have the pattern xx00000h–xxFFFFh.*







*Note: This table has been condensed to show sector-related information for an entire device on a single page. Sectors and their address ranges that are not explicitly listed (such as SA005–SA009) have sector starting and ending addresses that form the same pattern as all other sectors of that size. For example, all 128 KB sectors have the pattern xx00000h–xxFFFFh.*





### **10 Device Operations**

This section describes the read, program, erase, simultaneous read/write operations, handshaking, and reset features of the Flash devices.

Operations are initiated by writing specific commands or a sequence with specific address and data patterns into the command registers (see Tables 15.1 and 15.2). The command register itself does not occupy any addressable memory location; rather, it is composed of latches that store the commands, along with the address and data information needed to execute the command. The contents of the register serve as input to the internal state machine and the state machine outputs dictate the function of the device. Writing incorrect address and data values or writing them in an improper sequence may place the device in an unknown state, in which case the system must write the reset command to return the device to the reading array data mode.

### **10.1 Device Operation Table**

The device must be setup appropriately for each operation. Table 10.1 describes the required state of each control pin for any particular operation.



### **Table 10.1 Device Operations**

*Legend: L = Logic 0, H = Logic 1, X = Don't Care, I/O = Input/Output.*

### **10.2 Asynchronous Read**

All memories require access time to output array data. In an asynchronous read operation, data is read from one memory location at a time. Addresses are presented to the device in random order, and the propagation delay through the device causes the data on its outputs to arrive asynchronously with the address on its inputs.

The device defaults to reading array data asynchronously after device power-up or hardware reset. To read data from the memory array, the system must first assert a valid address on  $A_{max}$ A0, while driving AVD# and CE# to V<sub>IL</sub>. WE# must remain at V<sub>IH</sub>. The rising edge of AVD# latches the address. The OE# signal must be driven to  $V_{II}$ , once AVD# has been driven to  $V_{II}$ . Data is output on A/DQ15-A/DQ0 pins after the access time  $(t_{OE})$  has elapsed from the falling edge of OE#.



### **10.3 Synchronous (Burst) Read Mode & Configuration Register**

When a series of adjacent addresses needs to be read from the device (in order from lowest to highest address), the synchronous (or burst read) mode can be used to significantly reduce the overall time needed for the device to output array data. After an initial access time required for the data from the first address location, subsequent data is output synchronized to a clock input provided by the system.

The device offers both continuous and linear methods of burst read operation, which are discussed in subsections 10.3.4 and 10.3.5, and 10.3.6.

Since the device defaults to asynchronous read mode after power-up or a hardware reset, the configuration register must be set to enable the burst read mode. Other Configuration Register settings include the number of wait states to insert before the initial word  $(t<sub>IACC</sub>)$  of each burst access, the burst mode in which to operate, and when RDY indicates data is ready to be read. Prior to entering the burst mode, the system should first determine the configuration register settings (and read the current register settings if desired via the Read Configuration Register command sequence), and then write the configuration register command sequence. See Section 10.3.7, Configuration Register, and Table 15.1, Memory Array Commands for further details.



**Figure 10.1 Synchronous/Asynchronous State Diagram**

The device outputs the initial word subject to the following operational conditions:

- $t_{IACC}$  specification: the time from the rising edge of the first clock cycle after addresses are latched to valid data on the device outputs.
- configuration register setting CR13–CR11: the total number of clock cycles (wait states) that occur before valid data appears on the device outputs. The effect is that  $t_{\text{IACC}}$  is lengthened.

The device outputs subsequent words t<sub>BACC</sub> after the active edge of each successive clock cycle, which also increments the internal address counter. The device outputs burst data at this rate subject to the following operational conditions:



- starting address: whether the address is divisible by four (where  $A[1:0]$  is 00). A divisibleby-four address incurs the least number of additional wait states that occur after the initial word. The number of additional wait states required increases for burst operations in which the starting address is one, two, or three locations above the divisible-by-four address (i.e., where A[1:0] is 01, 10, or 11).
- **D** boundary crossing: There is a boundary at every 128 words due to the internal architecture of the device. One additional wait state must be inserted when crossing this boundary if the memory bus is operating at a high clock frequency. Please refer to the tables below.
- clock frequency: the speed at which the device is expected to burst data. Higher speeds require additional wait states after the initial word for proper operation.

In all cases, with or without latency, the RDY output indicates when the next data is available to be read.

Tables 10.2-10.7 reflect wait states required for S29WS256/128N devices. Refer to the "Configuration Register" table (CR11 - CR14) and timing diagrams for more details.

| Word | <b>Wait States</b> | Cycle          |                |                |                |                |                |                |    |                |
|------|--------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----|----------------|
| 0    | X WS               | D <sub>0</sub> | D <sub>1</sub> | D <sub>2</sub> | D <sub>3</sub> | D <sub>4</sub> | D <sub>5</sub> | D <sub>6</sub> | D7 | D <sub>8</sub> |
|      | X WS               | D <sub>1</sub> | D <sub>2</sub> | D <sub>3</sub> | <b>WS</b>      | D <sub>4</sub> | D <sub>5</sub> | D <sub>6</sub> | D7 | D <sub>8</sub> |
| 2    | X WS               | D <sub>2</sub> | D <sub>3</sub> | <b>WS</b>      | <b>WS</b>      | D <sub>4</sub> | D <sub>5</sub> | D <sub>6</sub> | D7 | D <sub>8</sub> |
| 3    | X WS               | D <sub>3</sub> | 1 ws           | <b>WS</b>      | <b>WS</b>      | D <sub>4</sub> | D <sub>5</sub> | D <sub>6</sub> | D7 | D <sub>8</sub> |

**Table 10.2 Address Latency (S29WS256N)**

| .<br><b>HUUI CJJ EUCCIIC)</b> (947 TY 91401 T) |                    |                |                |                |                |                |                |                |    |                |
|--|--------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----|----------------|
| Word   | <b>Wait States</b> | Cycle          |                |                |                |                |                |                |    |                |
| 0  | 5, 6, 7 ws         | D0             | D1             | D <sub>2</sub> | D <sub>3</sub> | D <sub>4</sub> | D <sub>5</sub> | D6             | D7 | D <sub>8</sub> |
| 1  | 5, 6, 7 ws         | D <sub>1</sub> | D <sub>2</sub> | D <sub>3</sub> | 1 ws           | D <sub>4</sub> | D <sub>5</sub> | D <sub>6</sub> | D7 | D <sub>8</sub> |
| 2  | 5, 6, 7 ws         | D <sub>2</sub> | D <sub>3</sub> | 1 ws           | 1 ws           | D <sub>4</sub> | D <sub>5</sub> | D <sub>6</sub> | D7 | D <sub>8</sub> |
| 3  | 5, 6, 7 ws         | D <sub>3</sub> | 1 ws           | 1 ws           | 1 ws           | D <sub>4</sub> | D <sub>5</sub> | D6             | D7 | D8             |

**Table 10.3 Address Latency (S29WS128N)**





### **Table 10.5 Address/Boundary Crossing Latency (S29WS256N @ 66 MHz)**















**Figure 10.2 Synchronous Read**

September 15, 2005 S71WS-N\_01\_A4 **S71WS-Nx0 Based MCPs 29**





### **10.3.4 Continuous Burst Read Mode**

In the continuous burst read mode, the device outputs sequential burst data from the starting address given and then wrap around to address 000000h when it reaches the highest addressable memory location. The burst read mode continues until the system drives  $CE#$  high, or RESET= V<sub>IL</sub>. Continuous burst mode can also be aborted by asserting AVD# low and providing a new address to the device.

If the address being read crosses a 128-word line boundary (as mentioned above) and the subsequent word line is not being programmed or erased, additional latency cycles are required as reflected by the configuration register table (Table 10.9).

If the address crosses a bank boundary while the subsequent bank is programming or erasing, the device provides read status information and the clock is ignored. Upon completion of status read or program or erase operation, the host can restart a burst read operation using a new address and AVD# pulse.

### **10.3.5 8-, 16-, 32-Word Linear Burst Read with Wrap Around**

In a linear burst read operation, a fixed number of words (8, 16, or 32 words) are read from consecutive addresses that are determined by the group within which the starting address falls. The groups are sized according to the number of words read in a single burst sequence for a given mode (see Table 10.8).

For example, if the starting address in the 8-word mode is 3Ch, the address range to be read would be 38-3Fh, and the burst sequence would be 3C-3D-3E-3F-38-39-3A-3Bh. Thus, the device outputs all words in that burst address group until all word are read, regardless of where the starting address occurs in the address group, and then terminates the burst read.

In a similar fashion, the 16-word and 32-word Linear Wrap modes begin their burst sequence on the starting address provided to the device, then wrap back to the first address in the selected address group.

*Note that in this mode the address pointer does not cross the boundary that occurs every 128 words; thus, no additional wait states are inserted due to boundary crossing.*

| Mode    | <b>Group Size</b> | <b>Group Address Ranges</b> |
|---------|-------------------|-----------------------------|
| 8-word  | 8 words           | $ 0-7h, 8-Fh, 10-17h,$      |
| 16-word | 16 words          | 0-Fh, 10-1Fh, 20-2Fh,       |
| 32-word | 32 words          | 00-1Fh, 20-3Fh, 40-5Fh,     |

**Table 10.8 Burst Address Groups**

### **10.3.6 8-, 16-, 32-Word Linear Burst without Wrap Around**

If wrap around is not enabled for linear burst read operations, the 8-word, 16-word, or 32-word burst executes up to the maximum memory address of the selected number of words. The burst stops after 8, 16, or 32 addresses and does not wrap around to the first address of the selected group.

For example, if the starting address in the 8- word mode is 3Ch, the address range to be read would be 39-40h, and the burst sequence would be 3C-3D-3E-3F-40-41-42-43h if wrap around is not enabled. The next address to be read requires a new address and AVD# pulse. Note that in this burst read mode, the address pointer may cross the boundary that occurs every 128 words, which will incur the additional boundary crossing wait state.



### **10.3.7 Configuration Register**

The configuration register sets various operational parameters associated with burst mode. Upon power-up or hardware reset, the device defaults to the asynchronous read mode, and the configuration register settings are in their default state. The host system should determine the proper settings for the entire configuration register, and then execute the Set Configuration Register command sequence, before attempting burst operations. The configuration register is not reset after deasserting CE#. The Configuration Register can also be read using a command sequence (see Table 15.1). The following list describes the register settings.





*Notes:*

*1. Refer to Tables 10.2 - 10.7 for wait states requirements.*

*2. Refer to Synchronous Burst Read timing diagrams*

*3. Configuration Register is in the default state upon power-up or hardware reset.*

*Reading the Configuration Table.* The configuration register can be read with a four-cycle command sequence. See Table 15.1 for sequence details. Once the data has been read from the configuration register, a software reset command is required to set the device into the correct state.



### **10.4 Autoselect**

The Autoselect is used for manufacturer ID, Device identification, and sector protection information. This mode is primarily intended for programming equipment to automatically match a device with its corresponding programming algorithm. The Autoselect codes can also be accessed in-system. When verifying sector protection, the sector address must appear on the appropriate highest order address bits (see Table 10.10). The remaining address bits are don't care. The most significant four bits of the address during the third write cycle selects the bank from which the Autoselect codes are read by the host. All other banks can be accessed normally for data read without exiting the Autoselect mode.

- To access the Autoselect codes, the host system must issue the Autoselect command.
- The Autoselect command sequence may be written to an address within a bank that is either in the read or erase-suspend-read mode.
- The Autoselect command may not be written while the device is actively programming or erasing. Autoselect does not support simultaneous operations or burst mode.
- The system must write the reset command to return to the read mode (or erase-suspendread mode if the bank was previously in Erase Suspend).

See Table 15.1 for command sequence details.

| <b>Description</b>                  | <b>Address</b> | <b>Read Data</b>   |
|-------------------------------------|----------------|--|
| Manufacturer ID                     | $(BA) + O0h$   | 0001h  |
| Device ID, Word 1                   | $(BA) + 01h$   | 227Eh  |
| Device ID, Word 2                   | $(BA) + OEh$   | 2230 (WS256N)<br>2231 (WS128N)   |
| Device ID, Word 3                   | $(BA) + OFh$   | 2200   |
| <b>Indicator Bits</b><br>(See Note) | $(BA) + 03h$   | $DO15 - DO8 = Reserved$<br>DQ7 (Factory Lock Bit): $1 =$ Locked, $0 =$ Not Locked<br>DQ6 (Customer Lock Bit): $1 =$ Locked, $0 =$ Not Locked<br>DQ5 (Handshake Bit): $1 =$ Reserved, $0 =$ Standard Handshake<br>DQ4, DQ3 (WP# Protection Boot Code): $00 = WP#$ Protects both Top Boot and<br>Bottom Boot Sectors. 01, 10, 11 = Reserved<br>$DO2 = Research$<br>DQ1 (DYB Power up State [Lock Register DQ4]): $1 =$ Unlocked (user option),<br>$0 =$ Locked (default)<br>DQ0 (PPB Eraseability [Lock Register DQ3]): $1 =$ Erase allowed,<br>$0 =$ Erase disabled |
| Sector Block Lock/<br>Unlock        | (SA) + 02h     | $0001h =$ Locked, $0000h =$ Unlocked   |

**Table 10.10 Autoselect Addresses**

*Note: For WS128N and WS064, DQ1 and DQ0 are reserved.*

### **Table 10.11 Autoselect Entry**

(LLD Function = lld\_AutoselectEntryCmd)





### **Table 10.12 Autoselect Exit**

(LLD Function = lld\_AutoselectExitCmd)



*Notes:*

```
1. Any offset within the device works.
```
*2. BA = Bank Address. The bank address is required.*

*3. base = base address.*

The following is a C source code example of using the autoselect function to read the manufacturer ID. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

/\* Here is an example of Autoselect mode (getting manufacturer ID) \*/ /\* Define UINT16 example: typedef unsigned short UINT16; \*/

UINT16 manuf\_id;

```
/* Auto Select Entry */
*( (UINT16 *)bank_addr + 0x555 ) = 0x00AA; /* write unlock cycle 1 */
*( (UINT16 *)bank_addr + 0x2AA ) = 0x0055; /* write unlock cycle 2 */
*( (UINT16 *)bank_addr + 0x555 ) = 0x0090; /* write autoselect command */
/* multiple reads can be performed after entry */
manuf_id = *( (UINT16 *)bank_addr + 0x000 ); /* read manuf. id */
/* Autoselect exit */ 
*( (UINT16 *)base_addr + 0x000 ) = 0x00F0; /* exit autoselect (write reset command) */
```


### **10.5 Program/Erase Operations**

These devices are capable of several modes of programming and or erase operations which are described in detail in the following sections. However, prior to any programming and or erase operation, devices must be setup appropriately as outlined in the configuration register (Table 10.8).

For any program and or erase operations, including writing command sequences, the system must drive AVD# and CE# to V<sub>IL</sub>, and OE# to V<sub>IH</sub> when providing an address to the device, and drive WE# and CE# to  $V_{II}$ , and OE# to  $V_{IH}$  when writing commands or programming data.

Addresses are latched on the last falling edge of WE# or  $CE#$ , while data is latched on the 1st rising edge of WE# or CE#.

Note the following:

- When the Embedded Program algorithm is complete, the device returns to the read mode.
- The system can determine the status of the program operation by using DQ7 or DQ6. Refer to the Write Operation Status section for information on these status bits.
- A "0" cannot be programmed back to a "1." Attempting to do so causes the device to set DQ5 = 1 (halting any further operation and requiring a reset command). A succeeding read shows that the data is still "0." Only erase operations can convert a "0" to a "1."
- Any commands written to the device during the Embedded Program Algorithm are ignored except the Program Suspend command.
- Secured Silicon Sector, Autoselect, and CFI functions are unavailable when a program operation is in progress.
- A hardware reset immediately terminates the program operation and the program command sequence should be reinitiated once the device has returned to the read mode, to ensure data integrity.
- **Programming is allowed in any sequence and across sector boundaries for single word pro**gramming operation.

### **10.5.1 Single Word Programming**

Single word programming mode is the simplest method of programming. In this mode, four Flash command write cycles are used to program an individual Flash address. The data for this programming operation could be 8-, 16- or 32-bits wide. While this method is supported by all Spansion devices, in general it is not recommended for devices that support Write Buffer Programming. See Table 15.1 for the required bus cycles and Figure 10.3 for the flowchart.

When the Embedded Program algorithm is complete, the device then returns to the read mode and addresses are no longer latched. The system can determine the status of the program operation by using DQ7 or DQ6. Refer to the Write Operation Status section for information on these status bits.

- During programming, any command (except the Suspend Program command) is ignored.
- The Secured Silicon Sector, Autoselect, and CFI functions are unavailable when a program operation is in progress.


A hardware reset immediately terminates the program operation. The program command sequence should be reinitiated once the device has returned to the read mode, to ensure data integrity.



**Figure 10.3 Single Word Program** 

Downloaded from [Elcodis.com](http://elcodis.com/parts/6385701/S71WS256NC0BAWE32.html) electronic components distributor







*Note: Base = Base Address.*

The following is a C source code example of using the single word program function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.



### **10.5.2 Write Buffer Programming**

Write Buffer Programming allows the system to write a maximum of 32 words in one programming operation. This results in a faster effective word programming time than the standard "word" programming algorithms. The Write Buffer Programming command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the Write Buffer Load command written at the Sector Address in which programming occurs. At this point, the system writes the number of "word locations minus 1" that are loaded into the page buffer at the Sector Address in which programming occurs. This tells the device how many write buffer addresses are loaded with data and therefore when to expect the "Program Buffer to Flash" confirm command. The number of locations to program cannot exceed the size of the write buffer or the operation aborts. (Number loaded  $=$  the number of locations to program minus 1. For example, if the system programs 6 address locations, then 05h should be written to the device.)

The system then writes the starting address/data combination. This starting address is the first address/data pair to be programmed, and selects the "write-buffer-page" address. All subsequent address/data pairs must fall within the elected-write-buffer-page.

The "write-buffer-page" is selected by using the addresses  $A_{MAX}$  - A5.

The "write-buffer-page" addresses must be the same for all address/data pairs loaded into the write buffer. (This means Write Buffer Programming cannot be performed across multiple "writebuffer-pages." This also means that Write Buffer Programming cannot be performed across multiple sectors. If the system attempts to load programming data outside of the selected "writebuffer-page", the operation ABORTs.)

After writing the Starting Address/Data pair, the system then writes the remaining address/data pairs into the write buffer.

Note that if a Write Buffer address location is loaded multiple times, the "address/data pair" counter is decremented for every data load operation. Also, the last data loaded at a location before the "Program Buffer to Flash" confirm command is programmed into the device. It is the software's responsibility to comprehend ramifications of loading a write-buffer location more than once. The counter decrements for each data load operation, NOT for each unique write-bufferaddress location. Once the specified number of write buffer locations have been loaded, the system must then write the "Program Buffer to Flash" command at the Sector Address. Any other



address/data write combinations abort the Write Buffer Programming operation. The device goes "busy." The Data Bar polling techniques should be used while monitoring the last address location loaded into the write buffer. This eliminates the need to store an address in memory because the system can load the last address location, issue the program confirm command at the last loaded address location, and then data bar poll at that same address. DQ7, DQ6, DQ5, DQ2, and DQ1 should be monitored to determine the device status during Write Buffer Programming.

The write-buffer "embedded" programming operation can be suspended using the standard suspend/resume commands. Upon successful completion of the Write Buffer Programming operation, the device returns to READ mode.

The Write Buffer Programming Sequence is ABORTED under any of the following conditions:

- Load a value that is greater than the page buffer size during the "Number of Locations to Program" step.
- Write to an address in a sector different than the one specified during the Write-Buffer-Load command.
- Write an Address/Data pair to a different write-buffer-page than the one selected by the "Starting Address" during the "write buffer data loading" stage of the operation.
- Write data other than the "Confirm Command" after the specified number of "data load" cycles.

The ABORT condition is indicated by  $DQ1 = 1$ ,  $DQ7 = DATA \#$  (for the "last address location loaded"), DQ6 = TOGGLE, DQ5 = 0. This indicates that the Write Buffer Programming Operation was ABORTED. A "Write-to-Buffer-Abort reset" command sequence is required when using the write buffer Programming features in Unlock Bypass mode. Note that the Secured Silicon sector, autoselect, and CFI functions are unavailable when a program operation is in progress.

Write buffer programming is allowed in any sequence of memory (or address) locations. These flash devices are capable of handling multiple write buffer programming operations on the same write buffer address range without intervening erases.

Use of the write buffer is strongly recommended for programming when multiple words are to be programmed. Write buffer programming is approximately eight times faster than programming one word at a time.





#### *Notes:*

*1. Base = Base Address.* 

- *2. Last = Last cycle of write buffer program operation; depending on number of words written, the total number of cycles may be from 6 to 37.*
- *3. For maximum efficiency, it is recommended that the write buffer be loaded with the highest number of words (N words) possible.*

The following is a C source code example of using the write buffer program function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.







**Figure 10.4 Write Buffer Programming Operation**

### **10.5.3 Sector Erase**

The sector erase function erases one or more sectors in the memory array. (See Table 15.1, Memory Array Commands; and Figure 10.5, Sector Erase Operation.) The device does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. After a successful sector erase, all locations within the erased sector contain FFFFh. The system is not required to provide any controls or timings during these operations.



After the command sequence is written, a sector erase time-out of no less than  $t_{SEA}$  occurs. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than  $t_{SFA}$ . Any sector erase address and command following the exceeded time-out  $(t_{SFA})$  may or may not be accepted. Any command other than Sector Erase or Erase Suspend during the time-out period resets that bank to the read mode. The system can monitor DQ3 to determine if the sector erase timer has timed out (See the DQ3: Sector Erase Timeout State Indicator section.) The time-out begins from the rising edge of the final WE# pulse in the command sequence.

When the Embedded Erase algorithm is complete, the bank returns to reading array data and addresses are no longer latched. Note that while the Embedded Erase operation is in progress, the system can read data from the non-erasing banks. The system can determine the status of the erase operation by reading DQ7 or DQ6/DQ2 in the erasing bank. Refer to Write Operation Status for information on these status bits.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. However, note that a hardware reset immediately terminates the erase operation. If that occurs, the sector erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Figure 10.5 illustrates the algorithm for the erase operation. Refer to the Erase and Programming Performance section for parameters and timing diagrams.

| Cycle  | <b>Description</b>   | <b>Operation</b> | <b>Byte Address</b> | <b>Word Address</b> | Data  |  |
|--|----------------------|------------------|---------------------|---------------------|-------|--|
|  | Unlock               | Write            | $Base + AAAh$       | $Base + 555h$       | 00AAh |  |
| $\overline{2}$   | <b>Unlock</b>        | Write            | $Base + 554h$       | $Base + 2AAh$       | 0055h |  |
| 3  | Setup Command        | Write            | $Base + AAAh$       | $Base + 555h$       | 0080h |  |
| 4  | Unlock               | Write            | $Base + AAAh$       | Base $+$ 555h       | 00AAh |  |
| 5  | Unlock               | Write            | $Base + 554h$       | $Base + 2AAh$       | 0055h |  |
| 6  | Sector Erase Command | Write            | Sector Address      | Sector Address      | 0030h |  |
| Unlimited additional sectors may be selected for erase; command(s) must be written within $t_{\text{SFA}}$ . |                      |                  |                     |                     |       |  |

**Table 10.15 Software Functions and Sample Code**

The following is a C source code example of using the sector erase function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.







#### *Notes:*

- *1. See Table 15.1 for erase command sequence.*
- *2. See the section on DQ3 for information on the sector erase timeout.*

**Figure 10.5 Sector Erase Operation**

September 15, 2005 S71WS-N\_01\_A4 **S71WS-Nx0 Based MCPs 41**



#### **10.5.4 Chip Erase Command Sequence**

Chip erase is a six-bus cycle operation as indicated by Table 15.1. These commands invoke the Embedded Erase algorithm, which does not require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. After a successful chip erase, all locations of the chip contain FFFFh. The system is not required to provide any controls or timings during these operations. The "Command Definition" section in the appendix shows the address and data requirements for the chip erase command sequence.

When the Embedded Erase algorithm is complete, that bank returns to the read mode and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7 or DQ6/DQ2. Refer to "Write Operation Status" for information on these status bits.

Any commands written during the chip erase operation are ignored. However, note that a hardware reset immediately terminates the erase operation. If that occurs, the chip erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

| Cycle          | <b>Description</b> | <b>Operation</b> | <b>Byte Address</b> | <b>Word Address</b> | Data  |
|----------------|--------------------|------------------|---------------------|---------------------|-------|
|                | Unlock             | Write            | $Base + AAAh$       | $Base + 555h$       | 00AAh |
| $\overline{2}$ | Unlock             | Write            | Base $+554h$        | $Base + 2AAh$       | 0055h |
| 3              | Setup Command      | Write            | $Base + AAAh$       | $Base + 555h$       | 0080h |
| 4              | Unlock             | Write            | $Base + AAAh$       | $Base + 555h$       | 00AAh |
| 5              | Unlock             | Write            | $Base + 554h$       | $Base + 2AAh$       | 0055h |
| 6              | Chip Erase Command | Write            | $Base + AAAh$       | $Base + 555h$       | 0010h |

**Table 10.16 Software Functions and Sample Code**

The following is a C source code example of using the chip erase function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

```
/* Example: Chip Erase Command */
/* Note: Cannot be suspended
  *( (UINT16 *)base_addr + 0x555 ) = 0x00AA; /* write unlock cycle 1 */<br>*( (UINT16 *)base addr + 0x2AA ) = 0x0055; /* write unlock cycle 2 */
 *( (UINT16 *)base_addr + 0x2AA ) = 0x0055; /* write unlock cycle 2 */
 *( (UINT16 *)base_addr + 0x555 ) = 0x0080; /* write setup command */
 *( (UINT16 *)base_addr + 0x555 ) = 0x00AA; /* write additional unlock cycle 1 */
   *( (UINT16 *)base_addr + 0x2AA ) = 0x0055; /* write additional unlock cycle 2 */<br>*( (UINT16 *)base_addr + 0x000 ) = 0x0010; /* write chip erase command */
   *( (UINT16 * )base\_addr + 0x000 ) = 0x0010;
```
## **10.5.5 Erase Suspend/Erase Resume Commands**

When the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation. The Erase Suspend command allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. The bank address is required when writing this command. This command is valid only during the sector erase operation, including the minimum  $t_{SFA}$  time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation.

When the Erase Suspend command is written after the  $t_{SEA}$  time-out period has expired and during the sector erase operation, the device requires a maximum of  $t_{FS}$  (erase suspend latency) to suspend the erase operation. Additionaly, when an Erase Suspend command is written during an active erase operation, status information is unavailable during the transition from the sector erase operation to the erase suspended state.



After the erase operation has been suspended, the bank enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Reading at any address within erasesuspended sectors produces status information on DQ7-DQ0. The system can use DQ7, or DQ6, and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. Refer to Table 10.20 for information on these status bits.

After an erase-suspended program operation is complete, the bank returns to the erase-suspendread mode. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation.

In the erase-suspend-read mode, the system can also issue the Autoselect command sequence. Refer to the "Write Buffer Programming Operation" section and the "Autoselect Command Sequence" section for details.

To resume the sector erase operation, the system must write the Erase Resume command. The bank address of the erase-suspended bank is required when writing this command. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.





The following is a C source code example of using the erase suspend function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

```
/* Example: Erase suspend command */
 *( (UINT16 *)bank_addr + 0x000 ) = 0x00B0; /* write suspend command */
```


The following is a C source code example of using the erase resume function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

```
/* Example: Erase resume command */
 *( (UINT16 *)bank_addr + 0x000 ) = 0x0030; /* write resume command */
 /* The flash needs adequate time in the resume state */
```
### **10.5.6 Program Suspend/Program Resume Commands**

The Program Suspend command allows the system to interrupt an embedded programming operation or a "Write to Buffer" programming operation so that data can read from any nonsuspended sector. When the Program Suspend command is written during a programming process, the device halts the programming operation within  $t_{PSL}$  (program suspend latency) and updates the status bits. Addresses are "don't-cares" when writing the Program Suspend command.

After the programming operation has been suspended, the system can read array data from any non-suspended sector. The Program Suspend command may also be issued during a programming operation while an erase is suspended. In this case, data may be read from any addresses not in Erase Suspend or Program Suspend. If a read is needed from the Secured Silicon Sector area, then user must use the proper command sequences to enter and exit this region.



The system may also write the Autoselect command sequence when the device is in Program Suspend mode. The device allows reading Autoselect codes in the suspended sectors, since the codes are not stored in the memory array. When the device exits the Autoselect mode, the device reverts to Program Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" for more information.

After the Program Resume command is written, the device reverts to programming. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See "Write Operation Status" for more information.

The system must write the Program Resume command (address bits are "don't care") to exit the Program Suspend mode and continue the programming operation. Further writes of the Program Resume command are ignored. Another Program Suspend command can be written after the device has resumed programming.



#### **Table 10.18 Software Functions and Sample Code**

The following is a C source code example of using the program suspend function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

```
/* Example: Program suspend command */
 *( (UINT16 * )base\_addr + 0x000 ) = 0x00B0; /* write suspend command */
```


The following is a C source code example of using the program resume function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

```
/* Example: Program resume command */
*( (UINT16 * )base\_addr + 0x000 ) = 0x0030; /* write resume command */
```
### **10.5.7 Accelerated Program/Chip Erase**

Accelerated single word programming, write buffer programming, sector erase, and chip erase operations are enabled through the ACC function. This method is faster than the standard chip program and erase command sequences.

**The accelerated chip program and erase functions must not be used more than 10 times per sector.** In addition, accelerated chip program and erase should be performed at room temperature  $(25^{\circ}C \pm 10^{\circ}C)$ .

If the system asserts  $V_{HH}$  on this input, the device automatically enters the aforementioned Unlock Bypass mode and uses the higher voltage on the input to reduce the time required for program and erase operations. The system can then use the Write Buffer Load command sequence provided by the Unlock Bypass mode. Note that if a "Write-to-Buffer-Abort Reset" is required while in Unlock Bypass mode, the full 3-cycle RESET command sequence must be used to reset the device. Removing  $V_{HH}$  from the ACC input, upon completion of the embedded program or erase operation, returns the device to normal operation.

- Sectors must be unlocked prior to raising ACC to  $V_{HH}$ .
- $\blacksquare$  The ACC pin must not be at V<sub>HH</sub> for operations other than accelerated programming and accelerated chip erase, or device damage may result.



- The ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.
- ACC locks all sector if set to  $V_{IL}$ ; ACC should be set to  $V_{IH}$  for all other conditions.

## **10.5.8 Unlock Bypass**

The device features an Unlock Bypass mode to facilitate faster word programming. Once the device enters the Unlock Bypass mode, only two write cycles are required to program data, instead of the normal four cycles.

This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. The "Command Definition Summary" section shows the requirements for the unlock bypass command sequences.

During the unlock bypass mode, only the Read, Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. The first cycle must contain the bank address and the data 90h. The second cycle need only contain the data 00h. The bank then returns to the read mode.

The following are C source code examples of using the unlock bypass entry, program, and exit functions. Refer to the *Spansion Low Level Driver User's Guide* (available soon on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

| Cycle | <b>Description</b>   | <b>Operation</b> | <b>Byte Address</b> | <b>Word Address</b> | Data  |
|-------|----------------------|------------------|---------------------|---------------------|-------|
|       | Unlock               | Write            | Base + AAAh         | $Base + 555h$       | 00AAh |
|       | Unlock               | Write            | Base $+$ 554h       | $Base + 2AAh$       | 0055h |
|       | <b>Entry Command</b> | Write            | Base + AAAh         | Base $+$ 555h       | 0020h |

**Table 10.19 Software Functions and Sample Code**



- /\* Example: Unlock Bypass Entry Command \*/
	- \*( (UINT16 \*)bank\_addr + 0x555 ) = 0x00AA; /\* write unlock cycle 1  $*$ /
- \*( (UINT16 \*)bank\_addr + 0x2AA ) = 0x0055; /\* write unlock cycle 2  $*$ /
- \*( (UINT16 \*)bank\_addr + 0x555 ) = 0x0020; /\* write unlock bypass command \*/
- /\* At this point, programming only takes two write cycles. \*/
- /\* Once you enter Unlock Bypass Mode, do a series of like  $*/$ <br>/\* operations (programming or sector erase) and then exit  $*/$
- /\* operations (programming or sector erase) and then exit  $*/$ <br>/\* Unlock Bypass Mode before beginning a different type of  $*/$

 $/*$  Unlock Bypass Mode before beginning a different type of  $\hspace{0.1cm}\raisebox{0.3cm}{\hspace{-0.1cm}\raisebox{0.3cm}{\scriptsize{*}}}\hspace{0.1cm}\hspace{0.1cm}\hspace{0.1cm}\star/$ 



/\* Example: Unlock Bypass Program Command \*/

 $\prime^{\star}$  do above two cycles again.

| Cvcle | <b>Description</b> | <b>Operation</b> | <b>Byte Address</b> | <b>Word Address</b> | Data  |
|-------|--------------------|------------------|---------------------|---------------------|-------|
|       | Reset Cycle 1      | Write            | $Base + xxxh$       | Base +xxxh          | 0090h |
|       | Reset Cycle 2      | Write            | $Base + xxxh$       | $Base + xxxh$       | 0000h |

/\* Example: Unlock Bypass Exit Command \*/

\*( (UINT16 \*)base\_addr + 0x000 ) = 0x0090;

\*( (UINT16 \*)base\_addr + 0x000 ) = 0x0000;

#### **10.5.9 Write Operation Status**

The device provides several bits to determine the status of a program or erase operation. The following subsections describe the function of DQ1, DQ2, DQ3, DQ5, DQ6, and DQ7.

*DQ7: Data# Polling.* The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm is in progress or completed, or whether a bank is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the command sequence. Note that the Data# Polling is valid only for the last word being programmed in the writebuffer-page during Write Buffer Programming. Reading Data# Polling status on any word other than the last word to be programmed in the write-buffer-page returns false status information.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# polling on DQ7 is active for approximately t<sub>PSP</sub>, then that bank returns to the read mode.

During the Embedded Erase Algorithm, Data# polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the bank enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately  $t_{ASP}$ , then the bank returns to the read mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

<sup>/\*</sup> Do while in Unlock Bypass Entry Mode! \*/

<sup>\*( (</sup>UINT16 \*)bank\_addr + 0x555 ) = 0x00A0; /\* write program setup command \*( (UINT16 \*)pa ) = data; /\* write data to be programmed

<sup>=</sup> data;  $/*$  write data to be programmed \*/

 $/*$  Poll until done or error.

 <sup>/\*</sup> If done and more to program, \*/



Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ6-DQ0 while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the program or erase operation and DQ7 has valid data, the data outputs on DQ6-DQ0 may be still invalid. Valid data on DQ7-D00 appears on successive read cycles.

See the following for more information: Table 10.20, Write Operation Status, shows the outputs for Data# Polling on DQ7. Figure 10.6, Write Operation Status Flowchart, shows the Data# Polling algorithm; and Figure 14.17, Data# Polling Timings (During Embedded Algorithm), shows the Data# Polling timing diagram.





**Figure 10.6 Write Operation Status Flowchart**



*DQ6: Toggle Bit I .* Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address in the same bank, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately  $t_{\text{ASP}}$  [all sectors protected toggle time], then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.

The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erasesuspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately t<sub>PAP</sub> after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program Algorithm is complete.

See the following for additional information: Figure 10.6, Write Operation Status Flowchart; Figure 14.18, Toggle Bit Timings (During Embedded Algorithm), and Table 10.20.

Toggle Bit I on DQ6 requires either OE# or CE# to be de-asserted and reasserted to show the change in state.

*DQ2: Toggle Bit II.* The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence. DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 14.10 to compare outputs for DQ2 and DQ6. See the following for additional information: Figure 10.6, the "DQ6: Toggle Bit I" section, and Figures 14.17–14.20.

*Reading Toggle Bits DQ6/DQ2.* Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erases operation. The system can read array data on DQ7–DQ0 on the following read cycle. However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erases operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data. The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it



may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation. Refer to Figure 10.6 for more details.

#### **Note:**

■ When verifying the status of a write operation (embedded program/erase) of a memory bank, DQ6 and DQ2 toggle between high and low states in a series of consecutive and con-tiguous status read cycles. In order for this toggling behavior to be properly observed, the consecutive status bit reads must not be interleaved with read accesses to other memory banks. If it is not possible to temporarily prevent reads to other memory banks, then it is recommended to use the DQ7 status bit as the alternative method of determining the active or inactive status of the write operation.

*DQ5: Exceeded Timing Limits.* DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1," indicating that the program or erase cycle was not successfully completed. The device may output a "1" on DQ5 if the system tries to program a "1" to a location that was previously programmed to "0." Only an erase operation can change a "0" back to a "1." Under this condition, the device halts the operation, and when the timing limit has been exceeded, DQ5 produces a "1."Under both these conditions, the system must write the reset command to return to the read mode (or to the erasesuspend-read mode if a bank was previously in the erase-suspend-program mode).

**DQ3: Sector Erase Timeout State Indicator.** After writing a sector erase command sequence, the system may read DQ3 to determine whether or not erasure has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out period is complete, DQ3 switches from a "0" to a "1." If the time between additional sector erase commands from the system can be assumed to be less than  $t_{\text{SEA}}$ , the system need not monitor DQ3. See Sector Erase Command Sequence for more details.

After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is "1," the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0," the device accepts additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each sub-sequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted. Table 10.20 shows the status of DQ3 relative to the other status bits.

*DQ1: Write to Buffer Abort.* DQ1 indicates whether a Write to Buffer operation was aborted. Under these conditions DQ1 produces a "1". The system must issue the Write to Buffer Abort Reset command sequence to return the device to reading array data. See Write Buffer Programming Operation for more details.





### **Table 10.20 Write Operation Status**

#### *Notes:*

- *1. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information.*
- *2. DQ7 a valid address when reading status information. Refer to the appropriate subsection for further details.*
- *3. Data are invalid for addresses in a Program Suspended sector.*
- *4. DQ1 indicates the Write to Buffer ABORT status during Write Buffer Programming operations.*
- *5. The data-bar polling algorithm should be used for Write Buffer Programming operations. Note that DQ7# during Write Buffer Programming indicates the data-bar for DQ7 data for the LAST LOADED WRITE-BUFFER ADDRESS location.*
- *6. For any address changes after CE# assertion, re-assertion of CE# might be required after the addresses become stable for data polling during the erase suspend operation using DQ2/DQ6.*



## **10.6 Simultaneous Read/Write**

The simultaneous read/write feature allows the host system to read data from one bank of memory while programming or erasing another bank of memory. An erase operation may also be suspended to read from or program another location within the same bank (except the sector being erased). Figure 14.24, Back-to-Back Read/Write Cycle Timings, shows how read and write cycles may be initiated for simultaneous operation with zero latency. Refer to the DC Characteristics (CMOS Compatible) table for read-while-program and read-while-erase current specification.

## **10.7 Writing Commands/Command Sequences**

When the device is configured for Asynchronous read, only Asynchronous write operations are allowed, and CLK is ignored. When in the Synchronous read mode configuration, the device is able to perform both Asynchronous and Synchronous write operations. CLK and AVD# induced address latches are supported in the Synchronous programming mode. During a synchronous write operation, to write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive AVD# and CE# to V<sub>IL</sub>, and OE# to V<sub>IH</sub> when providing an address to the device, and drive WE# and CE# to V<sub>II</sub>, and OE# to V<sub>IH</sub> when writing commands or data. During an asynchronous write operation, the system must drive CE# and WE# to V<sub>IL</sub> and OE# to V<sub>IH</sub> when providing an address, command, and data. Addresses are latched on the last falling edge of WE# or CE#, while data is latched on the 1st rising edge of WE# or CE#. An erase operation can erase one sector, multiple sectors, or the entire device. Tables 9.1–9.2 indicate the address space that each sector occupies. The device address space is divided into sixteen banks: Banks 1 through 14 contain only 64 Kword sectors, while Banks 0 and 15 contain both 16 Kword boot sectors in addition to 64 Kword sectors. A "bank address" is the set of address bits required to uniquely select a bank. Similarly, a "sector address" is the address bits required to uniquely select a sector.  $I_{CC2}$  in "DC Characteristics" represents the active current specification for the write mode. "AC Characteristics-Synchronous" and "AC Characteristics-Asynchronous" contain timing specification tables and timing diagrams for write operations.

## **10.8 Handshaking**

The handshaking feature allows the host system to detect when data is ready to be read by simply monitoring the RDY (Ready) pin, which is a dedicated output and controlled by CE#.

When the device is configured to operate in synchronous mode, and  $OE#$  is low (active), the initial word of burst data becomes available after either the falling or rising edge of the RDY pin (depending on the setting for bit 10 in the Configuration Register). It is recommended that the host system set CR13–CR11 in the Configuration Register to the appropriate number of wait states to ensure optimal burst mode operation (see Table 10.9, Configuration Register).

Bit 8 in the Configuration Register allows the host to specify whether RDY is active at the same time that data is ready, or one cycle before data is ready.



## **10.9 Hardware Reset**

The RESET# input provides a hardware method of resetting the device to reading array data. When RESET# is driven low for at least a period of  $t_{RP}$ , the device immediately terminates any operation in progress, tristates all outputs, resets the configuration register, and ignores all read/ write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data.

To ensure data integrity the operation that was interrupted should be reinitiated once the device is ready to accept another command sequence.

When RESET# is held at  $V_{SS}$ , the device draws CMOS standby current  $(I_{CC4})$ . If RESET# is held at  $V_{IL}$ , but not at  $V_{SS}$ , the standby current is greater.

RESET $#$  may be tied to the system reset circuitry which enables the system to read the boot-up firmware from the Flash memory upon a system reset.

See Figures 14.5 and 14.12 for timing diagrams.

## **10.10 Software Reset**

Software reset is part of the command set (see Table 15.1) that also returns the device to array read mode and must be used for the following conditions:

- 1. to exit Autoselect mode
- 2. when DQ5 goes high during write status operation that indicates program or erase cycle was not successfully completed
- 3. exit sector lock/unlock operation.
- 4. to return to erase-suspend-read mode if the device was previously in Erase Suspend mode.
- 5. after any aborted operations

| Cycle         | <b>Operation</b> | <b>Byte Address</b> | <b>Word Address</b> | Data  |
|---------------|------------------|---------------------|---------------------|-------|
| Reset Command | Write            | $Base + xxxh$       | Base + xxxh         | 00F0h |

**Table 10.21 Reset LLD Function = lld\_ResetCmd)**

*Note: Base = Base Address.*

The following is a C source code example of using the reset function. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

```
/* Example: Reset (software reset of Flash state machine) */
   *( (UINT16 *)base_addr + 0x000 ) = 0x00F0;
```
The following are additional points to consider when using the reset command:

- This command resets the banks to the read and address bits are ignored.
- Reset commands are ignored once erasure has begun until the operation is complete.
- **Once programming begins, the device ignores reset commands until the operation is com**plete
- The reset command may be written between the cycles in a program command sequence before programming begins (prior to the third cycle). This resets the bank to which the system was writing to the read mode.
- If the program command sequence is written to a bank that is in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode.
- The reset command may be also written during an Autoselect command sequence.
- If a bank has entered the Autoselect mode while in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode.



- If DQ1 goes high during a Write Buffer Programming operation, the system must write the "Write to Buffer Abort Reset" command sequence to RESET the device to reading array data. The standard RESET command does not work during this condition.
- To exit the unlock bypass mode, the system must issue a two-cycle unlock bypass reset command sequence [see the command table for details].



# **11 Advanced Sector Protection/Unprotection**

The Advanced Sector Protection/Unprotection feature disables or enables programming or erase operations in any or all sectors and can be implemented through software and/or hardware methods, which are independent of each other. This section describes the various methods of protecting data stored in the memory array. An overview of these methods in shown in Figure 11.1.



**Figure 11.1 Advanced Sector Protection/Unprotection** 

September 15, 2005 S71WS-N\_01\_A4 **S71WS-Nx0 Based MCPs 55**



## **11.1 Lock Register**

As shipped from the factory, all devices default to the persistent mode when power is applied, and all sectors are unprotected, unless otherwise chosen through the DYB ordering option. The device programmer or host system must then choose which sector protection method to use. Programming (setting to "0") any one of the following two one-time programmable, non-volatile bits locks the part permanently in that mode:

- Lock Register Persistent Protection Mode Lock Bit (DQ1)
- Lock Register Password Protection Mode Lock Bit (DQ2)





For programming lock register bits refer to Table 15.2.

#### **Notes**

- 1. If the password mode is chosen, the password must be programmed before setting the corresponding lock register bit.
- 2. After the Lock Register Bits Command Set Entry command sequence is written, reads and writes for Bank 0 are disabled, while reads from other banks are allowed until exiting this mode.
- 3. If both lock bits are selected to be programmed (to zeros) at the same time, the operation aborts.
- 4. Once the Password Mode Lock Bit is programmed, the Persistent Mode Lock Bit is permanently disabled, and no changes to the protection scheme are allowed. Similarly, if the Persistent Mode Lock Bit is programmed, the Password Mode is permanently disabled.

After selecting a sector protection method, each sector can operate in any of the following three states:

- 1. *Constantly locked.* The selected sectors are protected and can not be reprogrammed unless PPB lock bit is cleared via a password, hardware reset, or power cycle.
- 2. *Dynamically locked.* The selected sectors are protected and can be altered via software commands.
- 3. *Unlocked.* The sectors are unprotected and can be erased and/or programmed.

These states are controlled by the bit types described in Sections 11.2–.

## **11.2 Persistent Protection Bits**

The Persistent Protection Bits are unique and nonvolatile for each sector and have the same endurances as the Flash memory. Preprogramming and verification prior to erasure are handled by the device, and therefore do not require system monitoring.



#### **Notes**

- 1. Each PPB is individually programmed and all are erased in parallel.
- 2. While programming PPB for a sector, array data can be read from any other bank, except Bank 0 (used for Data# Polling) and the bank in which sector PPB is being programmed.
- 3. Entry command disables reads and writes for the bank selected.
- 4. Reads within that bank return the PPB status for that sector.
- 5. Reads from other banks are allowed while writes are not allowed.
- 6. All Reads must be performed using the Asynchronous mode.
- 7. The specific sector address (A23-A14 WS256N, A22-A14 WS128N) are written at the same time as the program command.
- 8. If the PPB Lock Bit is set, the PPB Program or erase command does not execute and timesout without programming or erasing the PPB.
- 9. There are no means for individually erasing a specific PPB and no specific sector address is required for this operation.
- 10. Exit command must be issued after the execution which resets the device to read mode and re-enables reads and writes for Bank 0
- 11. The programming state of the PPB for a given sector can be verified by writing a PPB Status Read Command to the device as described by the flow chart shown in Figure 11.2.





**Figure 11.2 PPB Program/Erase Algorithm**

# **11.3 Dynamic Protection Bits**

Dynamic Protection Bits are volatile and unique for each sector and can be individually modified. DYBs only control the protection scheme for unprotected sectors that have their PPBs cleared (erased to "1"). By issuing the DYB Set or Clear command sequences, the DYBs are set (programmed to "0") or cleared (erased to "1"), thus placing each sector in the protected or unprotected state respectively. This feature allows software to easily protect sectors against inadvertent changes yet does not prevent the easy removal of protection when changes are needed.



#### **Notes**

1. The DYBs can be set (programmed to "0") or cleared (erased to "1") as often as needed. When the parts are first shipped, the PPBs are cleared (erased to "1") and upon power up or reset, the DYBs can be set or cleared depending upon the ordering option chosen.

- 2. If the option to clear the DYBs after power up is chosen, (erased to "1"), then the sectors may be modified depending upon the PPB state of that sector (see Table 11.2).
- 3. The sectors would be in the protected state If the option to set the DYBs after power up is chosen (programmed to "0").
- 4. It is possible to have sectors that are persistently locked with sectors that are left in the dynamic state.
- 5. The DYB Set or Clear commands for the dynamic sectors signify protected or unprotected state of the sectors respectively. However, if there is a need to change the status of the persistently locked sectors, a few more steps are required. First, the PPB Lock Bit must be cleared by either putting the device through a power-cycle, or hardware reset. The PPBs can then be changed to reflect the desired settings. Setting the PPB Lock Bit once again locks the PPBs, and the device operates normally again.
- 6. To achieve the best protection, it is recommended to execute the PPB Lock Bit Set command early in the boot code and protect the boot code by holding WP# =  $V_{II}$ . Note that the PPB and DYB bits have the same function when ACC =  $V_{HH}$  as they do when ACC =  $V_{HH}$ .

## **11.4 Persistent Protection Bit Lock Bit**

The Persistent Protection Bit Lock Bit is a global volatile bit for all sectors. When set (programmed to "0"), it locks all PPBs and when cleared (programmed to "1"), allows the PPBs to be changed. There is only one PPB Lock Bit per device.

#### **Notes**

- 1. No software command sequence unlocks this bit unless the device is in the password protection mode; only a hardware reset or a power-up clears this bit.
- 2. The PPB Lock Bit must be set (programmed to "0") only after all PPBs are configured to the desired settings.

## **11.5 Password Protection Method**

The Password Protection Method allows an even higher level of security than the Persistent Sector Protection Mode by requiring a 64 bit password for unlocking the device PPB Lock Bit. In addition to this password requirement, after power up and reset, the PPB Lock Bit is set "0" to maintain the password mode of operation. Successful execution of the Password Unlock command by entering the entire password clears the PPB Lock Bit, allowing for sector PPBs modifications.



#### **Notes**

- 1. There is no special addressing order required for programming the password. Once the Password is written and verified, the Password Mode Locking Bit must be set in order to prevent access.
- 2. The Password Program Command is only capable of programming "0"s. Programming a "1" after a cell is programmed as a "0" results in a time-out with the cell as a "0".
- 3. The password is all "1"s when shipped from the factory.
- 4. All 64-bit password combinations are valid as a password.
- 5. There is no means to verify what the password is after it is set.
- 6. The Password Mode Lock Bit, once set, prevents reading the 64-bit password on the data bus and further password programming.
- 7. The Password Mode Lock Bit is not erasable.
- 8. The lower two address bits (A1–A0) are valid during the Password Read, Password Program, and Password Unlock.
- 9. The exact password must be entered in order for the unlocking function to occur.
- 10. The Password Unlock command cannot be issued any faster than 1 µs at a time to prevent a hacker from running through all the 64-bit combinations in an attempt to correctly match a password.
- 11. Approximately 1 µs is required for unlocking the device after the valid 64-bit password is given to the device.
- 12. Password verification is only allowed during the password programming operation.
- 13. All further commands to the password region are disabled and all operations are ignored.
- 14. If the password is lost after setting the Password Mode Lock Bit, there is no way to clear the PPB Lock Bit.
- 15. Entry command sequence must be issued prior to any of any operation and it disables reads and writes for Bank 0. Reads and writes for other banks excluding Bank 0 are allowed.
- 16. If the user attempts to program or erase a protected sector, the device ignores the command and returns to read mode.
- 17. A program or erase command to a protected sector enables status polling and returns to read mode without having modified the contents of the protected sector.
- 18. The programming of the DYB, PPB, and PPB Lock for a given sector can be verified by writing individual status read commands DYB Status, PPB Status, and PPB Lock Status to the device.







| <b>Unique Device PPB Lock Bit</b><br>$0 =$ locked<br>$=$ unlocked |          | <b>Sector PPB</b><br>$0 =$ protected<br>$=$ unprotected | <b>Sector DYB</b><br>$0 =$ protected<br>$l =$ unprotected | <b>Sector Protection Status</b> |
|---|----------|---|---|---------------------------------|
| Any Sector  | Ω        | Ω   | x   | Protected through PPB           |
| Any Sector  | $\Omega$ | O   | x   | Protected through PPB           |
| Any Sector  | 0        |   |   | Unprotected                     |
| Any Sector  | $\Omega$ |   | $\Omega$  | Protected through DYB           |
| Any Sector  |          | $\Omega$  | x   | Protected through PPB           |
| Any Sector  |          | $\Omega$  | x   | Protected through PPB           |
| Any Sector  |          |   | $\Omega$  | Protected through DYB           |
| Any Sector  |          |   |   | Unprotected                     |

**Table 11.2 Advanced Sector Protection Software Examples**

Figure 11.2 contains all possible combinations of the DYB, PPB, and PPB Lock Bit relating to the status of the sector. In summary, if the PPB Lock Bit is locked (set to "0"), no changes to the PPBs are allowed. The PPB Lock Bit can only be unlocked (reset to "1") through a hardware reset or power cycle. See also Figure 11.1 for an overview of the Advanced Sector Protection feature.

## **11.6 Hardware Data Protection Methods**

The device offers two main types of data protection at the sector level via hardware control:

- When WP# is at  $V_{\text{IL}}$ , the four outermost sectors are locked (device specific).
- When ACC is at  $V_{II}$ , all sectors are locked.

There are additional methods by which intended or accidental erasure of any sectors can be prevented via hardware means. The following subsections describes these methods:

### **11.6.1 WP# Method**

The Write Protect feature provides a hardware method of protecting the four outermost sectors. This function is provided by the WP $#$  pin and overrides the previously discussed Sector Protection/Unprotection method.

If the system asserts  $V_{1L}$  on the WP# pin, the device disables program and erase functions in the "outermost" boot sectors. The outermost boot sectors are the sectors containing both the lower and upper set of sectors in a dual-boot-configured device.

If the system asserts  $V_{H}$  on the WP# pin, the device reverts to whether the boot sectors were last set to be protected or unprotected. That is, sector protection or unprotection for these sectors depends on whether they were last protected or unprotected.

Note that the WP# pin must not be left floating or unconnected as inconsistent behavior of the device may result.

The WP# pin must be held stable during a command sequence execution

### **11.6.2 ACC Method**

This method is similar to above, except it protects all sectors. Once ACC input is set to  $V_{II}$ , all program and erase functions are disabled and hence all sectors are protected.

### **11.6.3** Low V<sub>CC</sub> Write Inhibit

When  $V_{CC}$  is less than  $V_{LKO}$ , the device does not accept any write cycles. This protects data during  $V_{CC}$  power-up and power-down.



The command register and all internal program/erase circuits are disabled, and the device resets to reading array data. Subsequent writes are ignored until  $V_{CC}$  is greater than  $V_{LKO}$ . The system must provide the proper signals to the control inputs to prevent unintentional writes when  $V_{CC}$  is greater than VLKO.

## **11.6.4 Write Pulse "Glitch Protection"**

Noise pulses of less than 3 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

### **11.6.5 Power-Up Write Inhibit**

If WE# = CE# = RESET# =  $V_{IL}$  and OE# =  $V_{IH}$  during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to the read mode on power-up.



# **12 Power Conservation Modes**

## **12.1 Standby Mode**

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input. The device enters the CMOS standby mode when the CE# and RESET# inputs are both held at  $V_{CC} \pm 0.2$  V. The device requires standard access time  $(t_{CE})$  for read access, before it is ready to read data. If the device is deselected during erasure or programming, the device draws active current until the operation is completed.  $I_{CC3}$  in "DC Characteristics" represents the standby current specification

## **12.2 Automatic Sleep Mode**

The automatic sleep mode minimizes Flash device energy consumption while in asynchronous mode. the device automatically enables this mode when addresses remain stable for  $t_{\text{ACC}}$  + 20 ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. While in synchronous mode, the automatic sleep mode is disabled. Note that a new burst operation is required to provide new data. I<sub>CC6</sub> in DC Characteristics (CMOS Compatible) represents the automatic sleep mode current specification.

## **12.3 Hardware RESET# Input Operation**

The RESET# input provides a hardware method of resetting the device to reading array data. When RESET# is driven low for at least a period of  $t_{RP}$ , the device immediately terminates any operation in progress, tristates all outputs, resets the configuration register, and ignores all read/ write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence to ensure data integrity.

When RESET# is held at  $V_{SS} \pm 0.2$  V, the device draws CMOS standby current ( $I_{CC4}$ ). If RESET# is held at V<sub>IL</sub> but not within V<sub>SS</sub>  $\pm$  0.2 V, the standby current is greater.

RESET $#$  may be tied to the system reset circuitry and thus, a system reset would also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

## **12.4 Output Disable (OE#)**

When the OE# input is at  $V_{IH}$ , output from the device is disabled. The outputs are placed in the high impedance state.



# **13 Secured Silicon Sector Flash Memory Region**

The Secured Silicon Sector provides an extra Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The Secured Silicon Sector is 256 words in length that consists of 128 words for factory data and 128 words for customer-secured areas. All Secured Silicon reads outside of the 256-word address range returns invalid data. The Factory Indicator Bit, DQ7, (at Autoselect address 03h) is used to indicate whether or not the Factory Secured Silicon Sector is locked when shipped from the factory. The Customer Indicator Bit (DQ6) is used to indicate whether or not the Customer Secured Silicon Sector is locked when shipped from the factory.

Please note the following general conditions:

- While Secured Silicon Sector access is enabled, simultaneous operations are allowed except for Bank 0.
- On power-up, or following a hardware reset, the device reverts to sending commands to the normal address space.
- Reads can be performed in the Asynchronous or Synchronous mode.
- Burst mode reads within Secured Silicon Sector wrap from address FFh back to address 00h.
- Reads outside of sector 0 return memory array data.
- Continuous burst read past the maximum address is undefined.
- Sector 0 is remapped from memory array to Secured Silicon Sector array.
- Once the Secured Silicon Sector Entry Command is issued, the Secured Silicon Sector Exit command must be issued to exit Secured Silicon Sector Mode.
- The Secured Silicon Sector is not accessible when the device is executing an Embedded Program or Embedded Erase algorithm.



#### **Table 13.1 Addresses**

## **13.1 Factory Secured SiliconSector**

The Factory Secured Silicon Sector is always protected when shipped from the factory and has the Factory Indicator Bit (DQ7) permanently set to a "1". This prevents cloning of a factory locked part and ensures the security of the ESN and customer code once the product is shipped to the field.

These devices are available pre programmed with one of the following:

- A random, 8 Word secure ESN only within the Factory Secured Silicon Sector
- Customer code within the Customer Secured Silicon Sector through the Spansion<sup>™</sup> programming service.
- Both a random, secure ESN and customer code through the Spansion programming service.

Customers may opt to have their code programmed through the Spansion programming services. Spansion programs the customer's code, with or without the random ESN. The devices are then shipped from the Spansion factory with the Factory Secured Silicon Sector and Customer Secured Silicon Sector permanently locked. Contact your local representative for details on using Spansion programming services.



## **13.2 Customer Secured Silicon Sector**

The Customer Secured Silicon Sector is typically shipped unprotected (DQ6 set to "0"), allowing customers to utilize that sector in any manner they choose. If the security feature is not required, the Customer Secured Silicon Sector can be treated as an additional Flash memory space.

Please note the following:

- Once the Customer Secured Silicon Sector area is protected, the Customer Indicator Bit is permanently set to "1."
- The Customer Secured Silicon Sector can be read any number of times, but can be programmed and locked only once. The Customer Secured Silicon Sector lock must be used with caution as once locked, there is no procedure available for unlocking the Customer Secured Silicon Sector area and none of the bits in the Customer Secured Silicon Sector memory space can be modified in any way.
- The accelerated programming (ACC) and unlock bypass functions are not available when programming the Customer Secured Silicon Sector, but reading in Banks 1 through 15 is available.
- Once the Customer Secured Silicon Sector is locked and verified, the system must write the Exit Secured Silicon Sector Region command sequence which return the device to the memory array at sector 0.

## **13.3 Secured Silicon Sector Entry/Exit Command Sequences**

The system can access the Secured Silicon Sector region by issuing the three-cycle Enter Secured Silicon Sector command sequence. The device continues to access the Secured Silicon Sector region until the system issues the four-cycle Exit Secured Silicon Sector command sequence.

See Command Definition Table [Secured Silicon Sector Command Table, Appendix Table 15.1 for address and data requirements for both command sequences.

The Secured Silicon Sector Entry Command allows the following commands to be executed

- Read customer and factory Secured Silicon areas
- **Program the customer Secured Silicon Sector**

After the system has written the Enter Secured Silicon Sector command sequence, it may read the Secured Silicon Sector by using the addresses normally occupied by sector SA0 within the memory array. This mode of operation continues until the system issues the Exit Secured Silicon Sector command sequence, or until power is removed from the device.

## **Software Functions and Sample Code**

The following are C functions and source code examples of using the Secured Silicon Sector Entry, Program, and exit commands. Refer to the *Spansion Low Level Driver User's Guide* (available soon on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.



### **Table 13.2 Secured Silicon Sector Entry**

(LLD Function = lld\_SecSiSectorEntryCmd)



*Note: Base = Base Address.*

/\* Example: SecSi Sector Entry Command \*/

\*( (UINT16 \*)base\_addr + 0x555 ) = 0x00AA; /\* write unlock cycle 1 \*/ \*( (UINT16 \*)base\_addr + 0x2AA ) = 0x0055; /\* write unlock cycle 2 \*/

\*( (UINT16 \*)base\_addr + 0x2AA ) = 0x0055; /\* write unlock cycle 2  $*$ /<br>\*( (UINT16 \*)base\_addr + 0x555 ) = 0x0088; /\* write Secsi Sector Entry Cmd \*/



(LLD Function = lld\_ProgramCmd)



*Note: Base = Base Address.*

/\* Once in the SecSi Sector mode, you program \*/<br>/\* words using the programming algorithm. \*/

/\* words using the programming algorithm.

#### **Table 13.4 Secured Silicon Sector Exit**

(LLD Function = lld\_SecSiSectorExitCmd)



*Note: Base = Base Address.*

/\* Example: SecSi Sector Exit Command \*/





# **14 Electrical Specifications**

## **14.1 Absolute Maximum Ratings**



#### *Notes:*

- *1. Minimum DC voltage on input or I/Os is –0.5 V. During voltage transitions, inputs or I/Os may undershoot V<sub>SS</sub> to -2.0 V for periods of up to 20 ns. See Figure 14.1. Maximum DC voltage on input or I/Os is*  $V_{CC}$  *+ 0.5 V. During voltage transitions outputs may overshoot to V<sub>CC</sub> + 2.0 V for periods up to 20 ns. See Figure 14.2.*
- *2. Minimum DC input voltage on pin ACC is -0.5V. During voltage transitions, ACC may overshoot VSS to –2.0 V for periods of up to 20 ns. See Figure 14.1. Maximum DC voltage on pin ACC is +9.5 V, which may overshoot to 10.5 V for periods up to 20 ns.*
- *3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.*
- *4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.*



### **Figure 14.1 Maximum Negative Overshoot Waveform**

**Figure 14.2 Maximum Positive Overshoot Waveform**

*Note:The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.*



# **14.2 Operating Ranges**



## **14.3 Test Conditions**



**Figure 14.3 Test Setup**





*Note: The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.*



# **14.4 Key to Switching Waveforms**



#### *Notes:*

*1. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.*

# **14.5 Switching Waveforms**



### **Figure 14.4 Input Waveforms and Measurement Levels**

# 14.6 V<sub>CC</sub> Power-up



#### *Notes:*

- 1. The content in this document is Advance information for the S29WS128N. Content in this document is *Preliminary for the S29W256N.*
- *2.* S29WS128N:  $V_{CC}$  ramp rate is > 1V/ 100  $\mu$ s and for  $V_{CC}$  ramp rate of < 1 V */ 100 µs a hardware reset is required.*



**Figure 14.5 V<sub>CC</sub> Power-up Diagram**


# **14.7 DC Characteristics (CMOS Compatible)**



#### *Notes:*

- *1. Maximum I<sub>CC</sub> specifications are tested with*  $V_{CC} = V_{CC}$ *max.*
- *2. CE# must be set high when measuring the RDY pin.*
- 3. The I<sub>CC</sub> current listed is typically less than 3.5 mA/MHz, with OE# at V<sub>IH</sub>.
- *4. ICC active while Embedded Erase or Embedded Program is in progress.*
- 5. Device enters automatic sleep mode when addresses are stable for  $t_{ACC}$  + 20 ns. Typical sleep mode *current is equal to I<sub>CC3</sub>.*
- *6.*  $V_{IH} = V_{CC} \pm 0.2$  *V* and  $V_{IL} > -0.1$  *V.*
- 7. Total current during accelerated programming is the sum of V<sub>ACC</sub> and V<sub>CC</sub> currents.
- *8. VACC = VHH on ACC input.*
- *9. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.*





# **14.8 AC Characteristics**

# **14.8.1 CLK Characterization**



# *Notes:*

- *1. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.*
- *2. Not 100% tested.*



**Figure 14.6 CLK Characterization**



# **14.8.2 Synchronous/Burst Read**



# *Notes:*

- *1. Addresses are latched on the first rising edge of CLK.*
- *2. Not 100% tested.*
- *3. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.*

# **Table 14.2 Synchronous Wait State Requirements**







# **14.8.3 Timing Diagrams**

#### *Notes:*

- *1. Figure shows total number of wait states set to five cycles. The total number of wait states can be programmed from two cycles to seven cycles.*
- *2. If any burst address occurs at "address + 1", "address + 2", or "address + 3", additional clock delay cycles are inserted, and are indicated by RDY.*
- *3. The device is in synchronous mode.*







- *1. Figure shows total number of wait states set to seven cycles. The total number of wait states can be programmed from two cycles to seven cycles.*
- *2. If any burst address occurs at "address + 1", "address + 2", or "address + 3", additional clock delay cycles are inserted, and are indicated by RDY.*
- *3. The device is in synchronous mode with wrap around.*
- *4. D8–DF in data waveform indicate the order of data within a given 8-word address range, from lowest to highest. Starting address in figure is the 4th address in range (0-F).*



#### **Figure 14.8 8-word Linear Burst with Wrap Around**

#### *Notes:*

- *1. Figure shows total number of wait states set to seven cycles. The total number of wait states can be programmed from two cycles to seven cycles. Clock is set for active rising edge.*
- *2. If any burst address occurs at "address + 1", "address + 2", or "address + 3", additional clock delay cycles are inserted, and are indicated by RDY.*
- *3. The device is in asynchronous mode with out wrap around.*
- *4. DC–D13 in data waveform indicate the order of data within a given 8-word address range, from lowest to highest. Starting address in figure is the 1st address in range (c-13).*

# **Figure 14.9 8-word Linear Burst without Wrap Around**

September 15, 2005 S71WS-N\_01\_A4 **S71WS-Nx0 Based MCPs 75**





- *1. Figure assumes 6 wait states for initial access and synchronous read.*
- *2. The Set Configuration Register command sequence has been written with CR8=0; device outputs RDY one cycle before valid data.*

## **Figure 14.10 Linear Burst with RDY Set One Cycle Before Data**

## **14.8.4 AC Characteristics—Asynchronous Read**



#### *Notes:*

*1. Not 100% tested.*

*2. The content in this document is Advance information for the S29WS128N.*





*Note: RA = Read Address, RD = Read Data.*

**Figure 14.11 Asynchronous Mode Read**



# **14.8.5 Hardware Reset (RESET#)**



*Notes:*

*1. Not 100% tested.*

*2. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.*



**Figure 14.12 Reset Timings**

# **14.8.6 Erase/Program Timing**



*Notes:*

*1. Not 100% tested.*

*2. Asynchronous read mode allows Asynchronous program operation only. Synchronous read mode allows both Asynchronous and Synchronous program operation.*

*3. In asynchronous program operation timing, addresses are latched on the falling edge of WE#. In synchronous program operation timing, addresses are latched on the rising edge of CLK.*

*4. See the Erase and Programming Performance section for more information.*

*5. Does not include the preprogramming time.*

*6. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.*





**Figure 14.13 Chip/Sector Erase Operation Timings**





- *1. PA = Program Address, PD = Program Data, VA = Valid Address for reading status bits.*
- *2. "In progress" and "complete" refer to status of program operation.*
- *3. A23–A14 for the WS256N (A22–A14 for the WS128N) are don't care during command sequence unlock cycles.*
- *4. CLK can be either V<sub>IL</sub> or V<sub>IH</sub>.*
- *5. The Asynchronous programming operation is independent of the Set Device Read Mode bit in the Configuration Register.*

## **Figure 14.14 Program Operation Timing Using AVD#**

Downloaded from [Elcodis.com](http://elcodis.com/parts/6385701/S71WS256NC0BAWE32.html) electronic components distributor





- *1. PA = Program Address, PD = Program Data, VA = Valid Address for reading status bits.*
- *2. "In progress" and "complete" refer to status of program operation.*
- *3. A23–A14 for the WS256N (A22–A14 for the WS128N) are don't care during command sequence unlock cycles.*
- *4. Addresses are latched on the first rising edge of CLK.*
- *5. Either CE# or AVD# is required to go from low to high in between programming command sequences.*
- *6. The Synchronous programming operation is dependent of the Set Device Read Mode bit in the Configuration Register. The Configuration Register must be set to the Synchronous Read Mode.*

# **Figure 14.15 Program Operation Timing Using CLK in Relationship to AVD#**





*Note: Use setup and hold times from conventional program operation.*



# **Figure 14.16 Accelerated Unlock Bypass Programming Timing**

#### *Notes:*

*1. Status reads in figure are shown as asynchronous.*

*2. VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is completeData# Polling outputs true data.*

## **Figure 14.17 Data# Polling Timings (During Embedded Algorithm)**





*1. Status reads in figure are shown as asynchronous.*

*2. VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is complete, .*





#### *Notes:*

- *1. The timings are similar to synchronous read timings.*
- *2. VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is complete, .*

*3. RDY is active with data (D8 = 1 in the Configuration Register). When D8 = 0 in the Configuration Register, RDY is active one clock cycle before data.*

## **Figure 14.19 Synchronous Data Polling Timings/Toggle Bit Timings**





*Note: DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE# to toggle DQ2 and DQ6.*

**Figure 14.20 DQ2 vs. DQ6**



#### *Notes:*

- *1. RDY(1) active with data (D8 = 1 in the Configuration Register).*
- *2. RDY(2) active one clock cycle before data (D8 = 0 in the Configuration Register).*
- *3. Cxx indicates the clock that triggers Dxx on the outputs; for example, C60 triggers D60.*
- *4. Figure shows the device not crossing a bank in the process of performing an erase or program.*
- *5. RDY does not go low and no additional wait states are required for WS* ≤ *5.*

# **Figure 14.21 Latency with Boundary Crossing when Frequency > 66 MHz**





- *1. RDY(1) active with data (D8 = 1 in the Configuration Register).*
- *2. RDY(2) active one clock cycle before data (D8 = 0 in the Configuration Register).*
- *3. Cxx indicates the clock that triggers Dxx on the outputs; for example, C60 triggers D60.*
- *4. Figure shows the device crossing a bank in the process of performing an erase or program.*
- *5. RDY does not go low and no additional wait states are required for WS* ≤ *5.*







#### *Wait State Configuration Register Setup:*

*D13, D12, D11 = "111"* ⇒ *Reserved*

*D13, D12, D11 = "110"* ⇒ *Reserved*

- *D13, D12, D11 = "101"* ⇒ *5 programmed, 7 total*
- *D13, D12, D11 = "100"* ⇒ *4 programmed, 6 total*
- *D13, D12, D11 = "011"* ⇒ *3 programmed, 5 total*

*Note: Figure assumes address D0 is not at an address boundary, and wait state is set to "101".*

**Figure 14.23 Example of Wait States Insertion**

Downloaded from [Elcodis.com](http://elcodis.com/parts/6385701/S71WS256NC0BAWE32.html) electronic components distributor





*Note: Breakpoints in waveforms indicate that system may alternately read array data from the "non-busy bank" while checking the status of the program or erase operation in the "busy" bank. The system should read status twice to ensure valid information.*

# **Figure 14.24 Back-to-Back Read/Write Cycle Timings**





# **14.8.7 Erase and Programming Performance**

#### *Notes:*

- *1.* Typical program and erase times assume the following conditions: 25°C, 1.8 V V<sub>CC</sub>, 10,000 *cycles; checkerboard data pattern.*
- 2. Under worst case conditions of 90°C,  $V_{CC} = 1.70 V$ , 100,000 cycles.
- *3. Typical chip programming time is considerably less than the maximum chip programming time listed, and is based on utilizing the Write Buffer.*
- *4. In the pre-programming step of the Embedded Erase algorithm, all words are programmed to 00h before erasure.*
- *5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See the Appendix for further information on command definitions.*
- *6. Contact the local sales office for minimum cycling endurance values in specific applications and operating conditions.*
- *7. Refer to Application Note "Erase Suspend/Resume Timing" for more details.*
- *8. Word programming specification is based upon a single word programming operation not utilizing the write buffer.*
- *9. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.*

Downloaded from [Elcodis.com](http://elcodis.com/parts/6385701/S71WS256NC0BAWE32.html) electronic components distributor



# **14.8.8 BGA Ball Capacitance**



#### *Notes:*

*1. Sampled, not 100% tested.*

2. Test conditions  $T_A = 25^\circ C$ ;  $f = 1.0$  MHz.

*3. The content in this document is Advance information for the S29WS128N. Content in this document is Preliminary for the S29W256N.*



# **15 Appendix**

This section contains information relating to software control or interfacing with the Flash device. For additional information and assistance regarding software, see the Additional Resources section on page 23, or explore the Web at www.amd.com and www.fujitsu.com.



### **Table 15.1 Memory Array Commands**

### *Legend:*

*X = Don't care.*

*RA = Read Address.* 

*RD = Read Data.*

*PA = Program Address. Addresses latch on the rising edge of the AVD# pulse or active edge of CLK, whichever occurs first.*

*PD = Program Data. Data latches on the rising edge of WE# or CE# pulse, whichever occurs first.*

#### *Notes:*

- *1. See Table 10.1 for description of bus operations.*
- *2. All values are in hexadecimal.*
- *3. Shaded cells indicate read cycles.*
- *4. Address and data bits not specified in table, legend, or notes are don't cares (each hex digit implies 4 bits of data).*
- *5. Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. The system must write the reset command to return the device to reading array data.*
- *6. No unlock or command cycles required when bank is reading array data.*
- *7. Reset command is required to return to reading array data (or to the erase-suspend-read mode if previously in Erase Suspend) when a bank is in the autoselect mode, or if DQ5 goes high (while the bank is providing status information) or performing sector lock/unlock.*
- *8. The system must provide the bank address. See Autoselect section for more information*.
- *9. Data in cycle 5 is 2230 (WS256N) or 2231 (WS128N).*
- *10. See Table 10.9 for indicator bit values.*
- *11. Total number of cycles in the command sequence is determined by the number of words written to the write buffer.*
- *12. Command sequence resets device for next command after writeto-buffer operation.*

*SA = Sector Address. WS256N = A23–A14; WS128N = A22–A14.*

*BA = Bank Address. WS256N = A23–A20; WS128N = A22–A20.*

*CR = Configuration Register data bits D15–D0.*

*WBL = Write Buffer Location. Address must be within the same write buffer page as PA.*

*WC = Word Count. Number of write buffer locations to load minus 1.* 

- *13. System may read and program in non-erasing sectors, or enter the autoselect mode, when in the Erase Suspend mode. The Erase Suspend command is valid only during a sector erase operation, and requires the bank address.*
- *14. Erase Resume command is valid only during the Erase Suspend mode, and requires the bank address.*
- *15. Command is valid when device is ready to read array data or when device is in autoselect mode. Address equals 55h on all future devices, but 555h for WS256N/128N.*
- *16. Requires Entry command sequence prior to execution. Unlock Bypass Reset command is required to return to reading array data.*
- *17. Requires Entry command sequence prior to execution. Secured Silicon Sector Exit Reset command is required to exit this mode; device may otherwise be placed in an unknown state.*
- *18. Requires reset command to configure the Configuration Register.*





#### **Table 15.2 Sector Protection Commands**

#### *Legend:*

*X = Don't care.*

*RA = Address of the memory location to be read.* 

*PD(0) = Secured Silicon Sector Lock Bit. PD(0), or bit[0].*

*PD(1) = Persistent Protection Mode Lock Bit. PD(1), or bit[1], must be set to '0' for protection while PD(2), bit[2] must be left as '1'. PD(2) = Password Protection Mode Lock Bit. PD(2), or bit[2], must be set to '0' for protection while PD(1), bit[1] must be left as '1'. PD(3) = Protection Mode OTP Bit. PD(3) or bit[3].*

*SA = Sector Address. WS256N = A23–A14; WS128N = A22–A14. Notes:*

- *1. All values are in hexadecimal.*
- *2. Shaded cells indicate read cycles.*
- *3. Address and data bits not specified in table, legend, or notes are don't cares (each hex digit implies 4 bits of data).*
- *4. Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. The system must write the reset command to return the device to reading array data.*
- *5. Entry commands are required to enter a specific mode to enable instructions only available within that mode.*
- *6. If both the Persistent Protection Mode Locking Bit and the Password Protection Mode Locking Bit are set at the same time, the command operation aborts and returns the device to the default Persistent Sector Protection Mode during 2nd bus cycle. Note that on all future devices, addresses equal 00h, but is currently 77h for the WS256N only. See Tables 11.1 and 11.2 for explanation of lock bits.*
- *7. Exit command must be issued to reset the device into read mode; device may otherwise be placed in an unknown state.*

*BA = Bank Address. WS256N = A23–A20; WS128N = A22–A20. PWD3–PWD0 = Password Data. PD3–PD0 present four 16 bit combinations that represent the 64-bit Password*

*PWA = Password Address. Address bits A1 and A0 are used to select each 16-bit portion of the 64-bit entity.*

*PWD = Password Data.*

*RD(0), RD(1), RD(2) = DQ0, DQ1, or DQ2 protection indicator bit. If protected, DQ0, DQ1, or DQ2 = 0. If unprotected, DQ0, DQ1, DQ2 = 1.*

- *8. Entire two bus-cycle sequence must be entered for each portion of the password.*
- *9. Full address range is required for reading password.*
- *10. See Figure 11.2 for details.*
- *11. "All PPB Erase" command pre-programs all PPBs before erasure to prevent over-erasure.*
- *12. The second cycle address for the lock register program operation is 77 for S29WS256N; however, for WS128N this address is 00.*





# **15.1 Common Flash Memory Interface**

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified soft-ware algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and back-ward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address (BA)555h any time the device is ready to read array data. The system can read CFI information at the addresses given in Tables 15.3–15.6) within that bank. All reads outside of the CFI address range, within the bank, returns non-valid data. Reads from other banks are allowed, writes are not. To terminate reading CFI data, the system must write the reset command.

The following is a C source code example of using the CFI Entry and Exit functions. Refer to the *Spansion Low Level Driver User's Guide* (available on www.amd.com and www.fujitsu.com) for general information on Spansion Flash memory software development guidelines.

```
/* Example: CFI Entry command */
 *( (UINT16 *)bank_addr + 0x555 ) = 0x0098; /* write CFI entry command */
/* Example: CFI Exit command */
 *( (UINT16 *)bank_addr + 0x000 ) = 0x00F0; /* write cfi exit command */
```
For further information, please refer to the CFI Specification (see JEDEC publications JEP137-A and JESD68.01and CFI Publication 100). Please contact your sales office for copies of these documents.

| <b>Addresses</b>       | Data                    | <b>Description</b>   |  |  |  |  |
|------------------------|-------------------------|--|--|--|--|--|
| 10h<br>11h<br>12h      | 0051h<br>0052h<br>0059h | Query Unique ASCII string "QRY"                              |  |  |  |  |
| 13h<br>14h             | 0002h<br>0000h          | Primary OEM Command Set                                      |  |  |  |  |
| 15h<br>16h             | 0040h<br>0000h          | Address for Primary Extended Table                           |  |  |  |  |
| 17h<br>18h             | 0000h<br>0000h          | Alternate OEM Command Set (00h = none exists)                |  |  |  |  |
| 19 <sub>h</sub><br>1Ah | 0000h<br>0000h          | Address for Alternate OEM Extended Table (00h = none exists) |  |  |  |  |

**Table 15.3 CFI Query Identification String** 

# **Table 15.4 System Interface String**





















# **16 Commonly Used Terms**







September 15, 2005 S71WS-N\_01\_A4 **S71WS-Nx0 Based MCPs 99**





# **1.8V pSRAM Type 4 4M x 16-bit Synchronous Burst pSRAM**



#### **ADVANCE INFORMATION**

# **Features**

- Process Technology: CMOS
- Organization: 4M x16 bit
- Power Supply Voltage: 1.7~2.0V
- Three State Outputs
- Supports MRS (Mode Register Set)
- MRS control MRS Pin Control
- **Supports Power Saving modes Partial Array Refresh mode Internal TCSR**
- **Supports Driver Strength Optimization for system environment power saving**
- Supports Asynchronous 4-Page Read and Asynchronous Write Operation
- **Supports Synchronous Burst Read and Asynchronous Write Operation (Address Latch Type** and Low ADV# Type)
- **Supports Synchronous Burst Read and Synchronous Burst Write Operation**
- Synchronous Burst (Read/Write) Operation
	- Supports 4 word / 8 word / 16 word and Full Page(256 word) burst
	- Supports Linear Burst type & Interleave Burst type
	- Latency support: Latency 5  $@$  66 MHz( $t_{CD}$  10ns) Latency 4  $@$  54 MHz(t<sub>CD</sub> 10ns)
	- Supports Burst Read Suspend in No Clock toggling
	- Supports Burst Write Data Masking by /UB & /LB pin control
	- Supports WAIT# pin function for indicating data availability.
- Max. Burst Clock Frequency: 66 MHz



# **17 Pin Description**





# **18 Functional Block Diagram**



# **19 Power Up Sequence**

After applying V<sub>CC</sub> up to minimum operating voltage (1.7 V), drive CS# high first and then drive MRS# high. This gets the device into power up mode. Wait for a minimum of 200 µs to get into the normal operation mode. During power up mode, the standby current cannot be guaranteed. To obtain stable standby current levels, at least one cycle of active operation should be implemented regardless of wait time duration. To obtain appropriate device operation, be sure to follow the power up sequence.

- 1. Apply power.
- 2. Maintain stable power (V<sub>CC</sub> min. = 1.7 V) for a minimum 200 us with CS# and MRS# high.

# **20 Power Up and Standby Mode Timing Diagrams**

# **20.1 Power Up**



# **20.2 Standby Mode**



**Figure 20.2 Standby Mode State Machines**

The default mode after power up is Asynchronous mode (4 Page Read and Asynchronous Write). But this default mode is not 100% guaranteed, so the MRS# setting sequence is highly recommended after power up.

For entry to PAR mode, drive the MRS# pin into  $V_{IL}$  for over 0.5µs (suspend period) during standby mode after the MRS# setting has been completed  $(A4=1, A3=0)$ . If the MRS# pin is driven into  $V_{IH}$  during PAR mode, the device reverts to standby mode without the wake up sequence.



# **21 Functional Description**

**Table 21.1 Asynchronous 4 Page Read & Asynchronous Write Mode (A15/A14=0/0)**

| Mode                    | CS# | MRS# | OE# | WE# | LB# | UB#          | $IO0-7$          | $IO_{8-15}$      | Power      |
|-------------------------|-----|------|-----|-----|-----|--------------|------------------|------------------|------------|
| Deselected              | Н   | н    | X   | X   | X   | X            | High-Z           | High-Z           | Standby    |
| Deselected              | Н   |      | X   | X   | X   | $\mathsf{x}$ | High-Z           | High-Z           | <b>PAR</b> |
| Output Disabled         |     | н    | H   | Н   | X   | X            | High-Z           | High-Z           | Active     |
| <b>Outputs Disabled</b> |     | н    | X   | X   | H   | H            | High-Z           | High-Z           | Active     |
| Lower Byte Read         |     | н    |     | H   |     | H            | $D_{\text{OUT}}$ | High-Z           | Active     |
| Upper Byte Read         |     | н    |     | H   | H   |              | High-Z           | $D_{\text{OUT}}$ | Active     |
| Word Read               |     | н    |     | Н   |     |              | $D_{\text{OUT}}$ | $D_{\text{OUT}}$ | Active     |
| Lower Byte Write        |     | н    | H   | L   |     | H            | $D_{IN}$         | High-Z           | Active     |
| Upper Byte Write        |     | Н    | H   | L   | H   |              | High-Z           | $D_{IN}$         | Active     |
| Word Write              |     | н    | H   | L   |     |              | $D_{IN}$         | $D_{IN}$         | Active     |
| Mode Register Set       |     |      | H   |     |     |              | High-Z           | High-Z           | Active     |

*Legend: X = Don't care (must be low or high state).*

#### *Notes:*

*1. In asynchronous mode, Clock and ADV# are ignored.*

*2. The WAIT# pin is High-Z in asynchronous mode.*





#### *Notes:*

*1. X must be low or high state.*

*2. X means* Don't care *(can be low, high or toggling).*

*3. WAIT# is the device output signal and does not have any affect on the mode definition. Please refer to each timing diagram for Wait# pin function.*

| Mode                    | CS# | MRS# | OE#                                 | WE#                                 | LB#                                 | UB#                  | $IO0-7$   | $IO8-15$      | <b>CLK</b>               | ADV#                     | Power   |
|-------------------------|-----|------|-------------------------------------|-------------------------------------|-------------------------------------|----------------------|-----------|---------------|--------------------------|--------------------------|---------|
| Deselected              | H   | H    | X<br>(Note 1)                       | X<br>(Note 1)                       | $\times$<br>(Note 1)                | $\times$<br>(Note 1) | High-Z    | High-Z        | X<br>(Note 2)            | $\times$<br>(Note 2)     | Standby |
| Deselected              | H   | L    | $\times$<br>(Note 1)                | X<br>(Note 1)                       | $\overline{\mathsf{x}}$<br>(Note 1) | X<br>(Note 1)        | $High-Z$  | High-Z        | $\mathsf{x}$<br>(Note 2) | $\mathsf{x}$<br>(Note 2) | PAR     |
| Output<br>Disabled      | L   | H    | H                                   | H                                   | X                                   | X                    | High-Z    | High-Z        | X<br>(Note 2)            | H                        | Active  |
| Outputs<br>Disabled     | L   | H.   | $\overline{\mathsf{x}}$<br>(Note 1) | $\overline{\mathsf{x}}$<br>(Note 1) | H                                   | H                    |           | High-Z High-Z | X<br>(Note 2)            | H                        | Active  |
| Read<br>Command         | L   | H    | X<br>(Note 1)                       | H                                   | X                                   | $\mathsf{X}$         | $High-Z$  | High-Z        |                          |                          | Active  |
| Lower Byte<br>Read      | L   | H    | L                                   | H                                   | L                                   | H                    | $D_{OUT}$ | High-Z        |                          | H                        | Active  |
| Upper Byte<br>Read      | L   | H    | L                                   | H                                   | H                                   | L                    | High-Z    | $D_{OUT}$     |                          | H                        | Active  |
| Word Read               | L   | H    | Г                                   | H                                   | Г                                   | L                    | $D_{OUT}$ | $D_{OUT}$     |                          | H                        | Active  |
| Write<br>Command        | L   | H    | X<br>(Note 1)                       | $L$ or $L$                          |                                     |                      | High-Z    | High-Z        |                          |                          | Active  |
| Lower Byte<br>Write     | Г   | H    | H                                   | $\mathsf{X}$<br>(Note 1)            | L                                   | H                    | $D_{IN}$  | High-Z        | $\mathbf{I}$             | H                        | Active  |
| Upper Byte<br>Write     | L   | H    | H                                   | X<br>(Note 1)                       | H                                   | L                    | High-Z    | $D_{IN}$      |                          | H                        | Active  |
| Word Write              | L   | H    | H                                   | $\times$<br>(Note 1)                | Г                                   | L                    | $D_{IN}$  | $D_{IN}$      |                          | H                        | Active  |
| Mode<br>Register<br>Set | L   | L    | Н                                   | $L$ or $\vert$                      | Г                                   | L                    | High-Z    | High-Z        |                          |                          | Active  |

**Table 21.3 Synchronous Burst Read & Synchronous Burst Write Mode(A15/A14 = 1/0)**

*1. X must be low or high state.*

*2. X means "Don't care" (can be low, high or toggling).*

*3. WAIT# is the device output signal and does not have any affect on the mode definition. Please refer to each timing diagram for WAIT# pin function.*

*4. The last data written in the previous Asynchronous write mode is not valid. To make the lastly written data valid, implement at least one dummy write cycle before change mode into synchronous burst read and synchronous burst write mode.*

*5. The data written in Synchronous burst write operation can be corrupted by the next Asynchronous write operation. So the transition from Synchronous burst write operation to Asynchronous write operation is prohibited.*


# **22 Mode Register Setting Operation**

The device has several modes:

- Asynchronous Page Read mode
- Asynchronous Write mode
- Synchronous Burst Read mode
- Synchronous Burst Write mode
- Standby mode
- Partial Array Refresh (PAR) mode.

Partial Array Refresh (PAR) mode is defined through the Mode Register Set (MRS) option. The MRS option also defines burst length, burst type, wait polarity and latency count at synchronous burst read/write mode.

## **22.1 Mode Register Set (MRS)**

The mode register stores the data for controlling the various operation modes of this device. It programs Partial Array Refresh (PAR), burst length, burst type, latency count and various vendor specific options to make pSRAM Type 4 useful for a variety of different applications. The default values of mode register are defined, therefore when the reserved address is input, the device runs at default modes.

The mode register is written by driving  $CS#$ , ADV#, WE#, UB#, LB# and MRS# to V<sub>IL</sub> and driving OE# to  $V_{\text{IH}}$  during valid addressing. The mode register is divided into various fields depending on the fields of functions. The PAR field uses A0~A4, Burst Length field uses A5~A7, Burst Type uses A8, Latency Count uses A9~A11, Wait Polarity uses A13, Operation Mode uses A14~A15 and Driver Strength uses A16~A17.

Refer to Table 22.1 for detailed Mode Register Settings. A18~A22 addresses are *Don't care* in the Mode Register Setting.



**Table 22.1 Mode Register Setting According to Field of Function**

*Note: DS (Driver Strength), MS (Mode Select), WP (Wait Polarity), Latency (Latency Count), BT (Burst Type), BL (Burst Length), PAR (Partial Array Refresh), PARA (Partial Array Refresh Array), PARS (Partial Array Refresh Size), RFU (Reserved for Future Use).*







*Note: The address bits other than those listed in the table above are reserved. For example, Burst Length address bits(A7:A6:A5) have 4 sets of reserved bits like 0:0:0, 0:0:1, 1:0:1 and 1:1:0. If the reserved address bits are input, then the mode will be set to the default mode. Each field has its own default mode as indicated. A12 is a reserved bit for future use. A12 must be set as* 0*. Not all the mode settings are tested. Per the mode settings to be tested, please contact Spansion.*  The 256 word Full page burst mode needs to meet t<sub>BC</sub>(Burst Cycle time) parameter as max. 2500 ns.

*The last data written in the previous Asynchronous write mode is not valid. To make the lastly written data valid, implement at least one dummy write cycle before change mode into synchronous burst read and synchronous burst write mode.*

*The data written in Synchronous burst write operation can be corrupted by the next Asynchronous write operation. So the transition from Synchronous burst write operation to Asynchronous write operation is prohibited.* 

## **22.2 Mode Register Setting Timing**

In this device, the MRS# pin is used for two purposes. One is to get into the mode register setting and the other one is to execute Partial Array Refresh mode. To get into the Mode Register Setting, the system must drive MRS# pin to  $V_{IL}$  and immediately (within 0.5µs) issue a write command (drive CS#, ADV#, UB#, LB# and WE# to V<sub>IL</sub> and drive OE# to V<sub>IH</sub> during valid address). If the subsequent write command (WE# signal input) is not issued within 0.5µs, then the device might get into the PAR mode. This device supports software access control type mode register setting timing. This timing consists of 5 cycles of Read operation. Each cycle of Read Operation is normal asynchronous read operation. Clock and ADV# are don't care and WAIT# signal is High-Z.  $CS#$ should be toggling between cycles. The address for 1st, 2nd and 3rd cycle should be 3FFFFF(h) and the address for 4th cycle should be 3FFEFF. The address for 5th cycle should be MRS code (Register setting values).



Figure 22.1 Pin MRS Timing Waveform (OE# = V<sub>IH</sub>)





### *Notes:*

*1. MRS#= VIH, CLK = ADV# = UB# = LB# = Don't care, WAIT# = High-Z.*

*2. Do not allow this timing to occur during normal operation.*

## **Figure 22.2 Software MRS Timing Waveform**



## **Table 22.3 MRS AC Characteristics**

*Note:*  $V_{CC}$ =1.7~2.0V, T<sub>A</sub>=-40 to 85°C, Maximum Main Clock Frequency=66MHz.



# **23 Asynchronous Operation**

## **23.1 Asynchronous 4 Page Read Operation**

Asynchronous normal read operation starts when CS#, OE# and UB# or LB# are driven to V<sub>IL</sub> under the valid address without toggling page addresses (A0, A1). If the page addresses (A0, A1) are toggled under the other valid address, the first data will be out with the normal read cycle time (t<sub>RC</sub>) and the second, the third and the fourth data will be out with the page cycle time (t<sub>PC</sub>). (MRS# and WE# should be driven to  $V_{H}$  during the asynchronous (page) read operation) Clock, ADV#, WAIT# signals are ignored during the asynchronous (page) read operation.

## **23.2 Asynchronous Write Operation**

Asynchronous write operation starts when CS#, WE# and UB# or LB# are driven to V<sub>IL</sub> under the valid address. MRS# and OE# should be driven to  $V_{\text{H}}$  during the asynchronous write operation. Clock, ADV#, WAIT# signals are ignored during the asynchronous (page) read operation.

## **23.3 Asynchronous Write Operation in Synchronous Mode**

A write operation starts when CS#, WE# and UB# or LB# are driven to V<sub>IL</sub> under the valid address. Clock input does not have any affect to the write operation (MRS# and  $OE#$  should be driven to V<sub>IH</sub> during write operation. ADV# can be either toggling for address latch or held in V<sub>IL</sub>). Clock, ADV#, and WAIT# signals are ignored during the asynchronous (page) read operation.



**Figure 23.2 Asynchronous Write**



# **24 Synchronous Burst Operation**

Burst mode operations enable the system to get high performance read and write operation. The address to be accessed is latched on the rising edge of clock or ADV# (whichever occurs first).  $CS#$  should be setup before the address latch. During this first clock rising edge, WE# indicates whether the operation is going to be a Read (WE# High) or a Write (WE# Low).

For the optimized Burst Mode of each system, the system should determine how many clock cycles are required for the first data of each burst access (Latency Count), how many words the device outputs during an access (Burst Length) and which type of burst operation (Burst Type: Linear or Interleave) is needed. The Wait Polarity should also be determined (See Table 22.2).

## **24.1 Synchronous Burst Read Operation**

The Synchronous Burst Read command is implemented when the clock rising is detected during the ADV# low pulse. ADV# and  $CS#$  should be set up before the clock rising. During the Read command, WE# should be held in  $V_{\text{H}}$ . The multiple clock risings (during the low ADV# period) are allowed, but the burst operation starts from the first clock rising. The first data will be out with Latency count and  $t_{CD}$ .

## **24.2 Synchronous Burst Write Operation**

The Synchronous Burst Write command is implemented when the clock rising is detected during the ADV# and WE# low pulse. ADV#, WE# and CS# should be set up before the clock rising. The multiple clock risings (during the low ADV# period) are allowed but, the burst operation starts from the first clock rising. The first data will be written in the Latency clock with  $t_{DS}$ .



*Note: Latency 5, BL 4, WP: Low Enable*

**Figure 24.2 Synchronous Burst Write**

September 15, 2005 S71WS-N 01 A4 **S71WS-Nx0 Based MCPs 111** 



# **25 Synchronous Burst Operation Terminology**

## **25.1 Clock (CLK)**

The clock input is used as the reference for synchronous burst read and write operation of the pSRAM Type 4. The synchronous burst read and write operations are synchronized to the rising edge of the clock. The clock transitions must swing between  $V_{IL}$  and  $V_{IH}$ .

## **25.2 Latency Count**

The Latency Count configuration tells the device how many clocks must elapse from the burst command before the first data should be available on its data pins. This value depends on the input clock frequency. Table 25.1 shows the supported Latency Count.



**Table 25.1 Latency Count Support**







**Table 25.2 Number of CLocks for 1st Data**

**Figure 25.1 Latency Configuration (Read)**

## **25.3 Burst Length**

Burst Length identifies how many data the device outputs during an access. The device supports 4 word, 8 word, 16 word and 256 word burst read or write. 256 word Full page burst mode needs to meet  $t_{BC}$  (Burst Cycle time) parameter as 2500 ns max.

The first data will be output with the set Latency  $+ t_{CD}$ . From the second data on, the data will be output with  $t_{CD}$  from each clock.



## **25.4 Burst Stop**

Burst stop is used when the system wants to stop burst operation on purpose. If driving CS# to  $V_{\text{IH}}$  during the burst read operation, then the burst operation is stopped. During the burst read operation, the new burst operation cannot be issued. The new burst operation can be issued only after the previous burst operation is finished.

The burst stop feature is very useful because it enables the user to utilize the unsupported burst length such as 1 burst or 2 burst, used mostly in the mobile handset application environment.

## **25.5 Wait Control (WAIT#)**

The WAIT# signal indicates to the host system when it's data-out or data-in is valid.

To be compatible with the Flash interfaces of various microprocessor types, the WAIT# polarity (WP) can be configured. The polarity can be programmed to be either low enable or high enable.

For the timing of the WAIT# signal, it should be set active one clock prior to the data regardless of Read or Write cycle.



**Figure 25.2 WAIT# and Read/Write Latency Control**



## **25.6 Burst Type**

The device supports Linear type burst sequence and Interleave type burst sequence. Linear type burst sequentially increments the burst address from the starting address. The detailed Linear and Interleave type burst address sequence is shown in Table 25.3.

|                |                 |                 |                        |   | <b>Burst Address Sequence (Decimal)</b> |                                    |   |  |  |  |  |  |
|----------------|-----------------|-----------------|------------------------|---|---|------------------------------------|---|--|--|--|--|--|
| <b>Start</b>   |                 | Wrap (Note I)   |                        |   |   |                                    |   |  |  |  |  |  |
| <b>Address</b> | 4 word Burst    |                 | 8 word Burst           |   | 16 word Burst                           | Full Page(256 word)                |   |  |  |  |  |  |
|                | Linear          | Interleave      | Linear                 | Interleave                                      | Linear                                  | <b>Interleave</b>                  | Linear                                      |  |  |  |  |  |
| $\Omega$       | $0 - 1 - 2 - 3$ | $0 - 1 - 2 - 3$ |                        | $0-1-$ -5-6-7   0-1-2--6-7                      | $0-1-2-$ -14-15                         | $0-1-2-3-414-15$                   | $0-1-2-$ -254-255                           |  |  |  |  |  |
| 1              | $1 - 2 - 3 - 0$ | $1 - 0 - 3 - 2$ |                        | $1 - 2 -  - 6 - 7 - 0$   $1 - 0 - 3 -  - 7 - 6$ | $1 - 2 - 3 - \ldots - 15 - 0$           | $1 - 0 - 3 - 2 - 5$ $15 - 14$      | $1 - 2 - 3 - \ldots - 255 - 0$              |  |  |  |  |  |
| 2              | $2 - 3 - 0 - 1$ | $2 - 3 - 0 - 1$ | $2 - 3 -  - 7 - 0 - 1$ | $12 - 3 - 0 -  - 4 - 5$                         | $2 - 3 - 4 -  - 0 - 1$                  | $2 - 3 - 0 - 1 - 6$ 12 - 13        | $2 - 3 - 4 -  - 255 - 0 - 1$                |  |  |  |  |  |
| $\mathcal{R}$  | $3 - 0 - 1 - 2$ | $3 - 2 - 1 - 0$ |                        | $3-4 -0-1-2$ $3-2-1 -5-4$                       | $3 - 4 - 5 - \ldots - 1 - 2$            | $3 - 2 - 1 - 0 - 7 \ldots 13 - 12$ | $3 - 4 - 5 - \ldots - 255 - 0 - 1 - 2$      |  |  |  |  |  |
| 4              |                 |                 |                        | $4-5--1-2-3$   $4-5-6--2-3$                     | $4 - 5 - 6 - \dots - 2 - 3$             | $4 - 5 - 6 - 7 - 0$ 10-11          | $4 - 5 - 6 -  - 255 - 0 - 1 - 2 - 3$        |  |  |  |  |  |
| 5              |                 |                 |                        | $5-6-$ -2-3-4   5-4-7--3-2                      | $5 - 6 - 7 - \dots - 3 - 4$             | $5 - 4 - 7 - 6 - 1 \ldots 11 - 10$ | $5-6-7 -255 -3-4$                           |  |  |  |  |  |
| 6              |                 |                 |                        | $6 - 7 -  - 3 - 4 - 5$ 6 - 7 - 4 -  - 0 - 1     | $6 - 7 - 8 -  - 4 - 5$                  | $6 - 7 - 4 - 5 - 2 \ldots 8 - 9$   | $6 - 7 - 8 -  - 255 -  - 4 - 5$             |  |  |  |  |  |
| $\overline{7}$ |                 |                 |                        | $7 - 0 -  - 4 - 5 - 6$   $7 - 6 - 5 -  - 1 - 0$ | $7 - 8 - 9 -  - 5 - 6$                  | $7 - 6 - 5 - 4 - 39 - 8$           | $7 - 8 - 9 - \ldots - 255 - \ldots - 5 - 6$ |  |  |  |  |  |
| $\sim$         |                 |                 |                        |   | $\overline{\phantom{a}}$                | $\overline{\phantom{a}}$           |   |  |  |  |  |  |
| 14             |                 |                 |                        |   | $14 - 15 - 0 -  - 12 - 13$              | $14 - 15 - 12 -  - 0 - 1$          | $14 - 15 -  - 255 -  - 12 - 13$             |  |  |  |  |  |
| 15             |                 |                 |                        |   | $15 - 0 - 1 - \ldots - 13 - 14$         | $15 - 14 - 13 - \ldots - 1 - 0$    | $15 - 16 -  - 255 -  - 13 - 14$             |  |  |  |  |  |
| $\sim$         |                 |                 |                        |   |   |                                    |   |  |  |  |  |  |
| 255            |                 |                 |                        |   |   |                                    | 255-0-1--253-254                            |  |  |  |  |  |

**Table 25.3 Burst Sequence**

*Notes:*

*1. Wrap: Burst Address wraps within word boundary and ends after fulfilled the burst length.*

2. 256 word Full page burst mode needs to meet t<sub>BC</sub>(Burst Cycle time) parameter as max. 2500 ns.



# **26 Low Power Features**

## **26.7 Partial Array Refresh (PAR) mode**

The PAR mode enables the user to specify the active memory array size. This device consists of 4 blocks and the user can select 1 block, 2 blocks, 3 blocks or all blocks as active memory arrays through the Mode Register Setting. The active memory array is periodically refreshed whereas the disabled array is not refreshed, so the previously stored data is lost. Even though PAR mode is enabled through the Mode Register Setting, PAR mode execution by the MRS# pin is still needed.

The normal operation can be executed even in refresh-disabled array as long as the MRS# pin is not driven to the Low condition for over 0.5 µs. Driving the MRS# pin to the High condition puts the device back to the normal operation mode from the PAR executed mode. Refer to Figure 26.1 and Table 26.1 for PAR operation and PAR address mapping.



**Figure 26.1 PAR Mode Execution and Exit**

**Table 26.1 PAR Mode Characteristics**

| <b>Power Mode</b>          | <b>Address</b><br>(Bottom Array)<br>(Note 2) | <b>Address</b><br>(Top Array)<br>(Note 2) | <b>Memory Cell</b><br>Data | <b>Standby Current</b><br>$(\mu A, Max)$ | <b>Wait Time</b><br>$(\mu s)$ |
|----------------------------|--|---|----------------------------|--|-------------------------------|
| Standby (Full Array)       | $000000h - 3$ FFFFFh                         | $000000h - 3$ FFFFFh                      |                            | TBD                                      |                               |
| Partial Refresh(3/4 Block) | 000000h $\sim$ 2FFFFFh                       | $100000h - 3$ FFFFFh                      | Valid (Note 1)             | TBD                                      |                               |
| Partial Refresh(1/2 Block) | 000000h $\sim$ 1FFFFFh                       | $200000h - 3$ FFFFFh                      |                            | TBD                                      |                               |
| Partial Refresh(1/4 Block) | $000000h - OFFFFh$                           | $300000h - 3$ FFFFFh                      |                            | TBD                                      |                               |

### *Notes:*

*1. Only the data in the refreshed block are valid.*

*2. The PAR Array can be selected through Mode Register Set (see Mode Register Setting Operation).*

## **26.8 Driver Strength Optimization**

The optimization of output driver strength is possible through the mode register setting to adjust for the different data loadings. Through this driver strength optimization, the device can minimize the noise generated on the data bus during read operation. The device supports full drive, 1/2 drive and 1/4 drive.

## **26.1 Internal TCSR**

The internal Temperature Compensated Self Refresh (TCSR) feature is a very useful tool for reducing standby current at room temperature (below 40°C). DRAM cells have weak refresh characteristics in higher temperatures. High temperatures require more refresh cycles, which can lead to standby current increase.

Without the internal TCSR, the refresh cycle should be set at worst condition so as to cover the high temperature (85°C) refresh characteristics. But with internal TCSR, a refresh cycle below 40°C can be optimized, so the standby current at room temperature can be greatly reduced. This feature is beneficial since most mobile phones are used at or below 40°C in the phone standby mode.



# **27 Absolute Maximum Ratings**



*Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. Functional operation should be restricted to use under recommended operating conditions only. Exposure to absolute maximum rating conditions longer than one second may affect reliability.*

# **28 DC Recommended Operating Conditions**



#### *Notes:*

- *1. TA=-40 to 85°C, unless otherwise specified.*
- 2. Overshoot:  $V_{CC}$  + 1.0V in case of pulse width ≤ 20ns.
- *3. Undershoot: -1.0V in case of pulse width* ≤ *20ns.*
- *4. Overshoot and undershoot are sampled, not 100% tested.*

# **29 Capacitance (Ta = 25°C, f = 1 MHz)**



*Note: Capacitance is sampled, not 100% tested.*

# **30 DC and Operating Characteristics**

## **30.1 Common**



### *Notes:*

- 1. Full Array Partial Refresh Current (I<sub>SBP</sub>) is the same as Standby Current (I<sub>SB1</sub>).
- *2. Standby mode is supposed to be set up after at least one active operation after power up. ISB1 is measured 60 ms from the time when standby mode is set up.*

# **31 AC Operating Conditions**

## **31.1 Test Conditions (Test Load and Test Input/Output Reference)**

- Input pulse level: 0.2 to  $V_{CC}$  -0.2V
- Input rising and falling time: 3ns
- Input and output reference voltage:  $0.5 \times V_{CC}$
- Output load (See Figure 31.1): CL=30pF



**Figure 31.1 PAR Mode Execution and Exit**



## **31.2 Asynchronous AC Characteristics**

( $V_{CC}$ =1.7~2.0V, T<sub>A</sub>=–40 to 85 °C)





## **31.3 Timing Diagrams**

## **31.3.1 Asynchronous Read Timing Waveform**

 $MRS# = V_{IH}$ ,  $WE# = V_{IH}$ ,  $WAIT# = High-Z$ 



#### *Notes:*

1. t<sub>CHZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced *to output voltage levels.*

2. At any given temperature and voltage condition, t<sub>CHZ(Max.)</sub> is less than t<sub>LZ(Min.)</sub> both for a given device and from device *to device interconnection.*

*3. In asynchronous read cycle, Clock, ADV# and WAIT# signals are ignored.*

## **Figure 31.2 Timing Waveform Of Asynchronous Read Cycle**



## **Table 31.1 Asynchronous Read AC Characteristics**



## **31.3.1.1 Page Read**

 $MRS# = V_{IH}$ ,  $WE# = V_{IH}$ ,  $WAIT# = High-Z$ 



#### *Notes:*

- *1. tCHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.*
- *2. At any given temperature and voltage condition, tCHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.*
- *3. In asynchronous 4 page read cycle, Clock, ADV# and WAIT# signals are ignored.*

### **Figure 31.3 Timing Waveform Of Page Read Cycle**

|                              | <b>Speed</b> |     |              |           |             | <b>Speed</b> |              |
|------------------------------|--------------|-----|--------------|-----------|-------------|--------------|--------------|
| Symbol                       | Min          | Max | <b>Units</b> | Symbol    | Min         | Max          | <b>Units</b> |
| $\mathfrak{t}_{\mathsf{RC}}$ | 70           |     |              | $t_{OH}$  | 3           |              |              |
| t <sub>AA</sub>              |              | 70  |              | $t_{OLZ}$ | 5           |              |              |
| $t_{\mathsf{PC}}$            | 25           |     |              | $t_{BLZ}$ | 5           |              |              |
| t <sub>PA</sub>              |              | 20  | ns           | $t_{LZ}$  | 10          |              | ns           |
| $t_{CO}$                     |              | 70  |              | $t_{CHZ}$ | $\mathbf 0$ | 7            |              |
| $t_{BA}$                     |              | 35  |              | $t_{BHZ}$ | $\Omega$    |              |              |
| $t_{OE}$                     |              | 35  |              | $t_{OHZ}$ | $\Omega$    |              |              |

**Table 31.2 Asynchronous Page Read AC Characteristics**



## **31.3.2 Asynchronous Write Timing Waveform**

Asynchronous Write Cycle - WE# Controlled



#### *Notes:*

- 1. A write occurs during the overlap ( $t_{WP}$ ) of low CS# and low WE#. A write begins when CS# goes low and WE# goes *low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.*
- 2. t<sub>CW</sub> is measured from the CS# going low to the end of write.
- 3. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- *4. t<sub>WR</sub>* is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with CS# or WE# *going high.*
- *5. In asynchronous write cycle, Clock, ADV# and WAIT# signals are ignored.*
- 6. Condition for continuous write operation over 50 times: t<sub>WP(min)</sub>=70ns.

### **Figure 31.4 Timing Waveform Of Write Cycle**







## **31.3.2.1 Write Cycle 2**

 $MRS# = V_{IH}$ ,  $OE# = V_{IH}$ ,  $WAIT# = High-Z$ ,  $UB# & LB#$  Controlled



#### *Notes:*

- *1. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes in the writh asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for do* low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte<br>operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured
- 2. t<sub>CW</sub> is measured from the CS# going low to the end of write.
- 3. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- 4. t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with CS# or WE# *going high.*
- *5. In asynchronous write cycle, Clock, ADV# and WAIT# signals are ignored.*

### **Figure 31.5 Timing Waveform of Write Cycle(2)**



### **Table 31.4 Asynchronous Write AC Characteristics (UB# & LB# Controlled)**



## **31.3.2.1 Write Cycle (Address Latch Type)**

 $MRS# = V_{IH}$ ,  $OE# = V_{IH}$ ,  $WAIT# = High-Z$ ,  $WE#$  Controlled



*Notes:*

- 1. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes *low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for word operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.*
- 2.  $t_{AW}$  is measured from the address valid to the end of write. In this address latch type write timing,  $t_{WC}$  is same as  $t_{AW}$ .
- 3. t<sub>CW</sub> is measured from the CS# going low to the end of write.
- 4. t<sub>BW</sub> is measured from the UB# and LB# going low to the end of write.
- 5. Clock input does not have any affect to the write operation if the parameter t<sub>WLRL</sub> is met.

### **Figure 31.6 Timing Waveform Of Write Cycle (Address Latch Type)**



### **Table 31.5 Asynchronous Write in Synchronous Mode AC Characteristics**

*Notes:*

*1. Address Latch Type, WE# Controlled.*



## **31.3.3 Asynchronous Write Timing Waveform in Synchronous Mode**

### **31.3.3.1 Write Cycle (Address Latch Type)**

 $MRS# = V_{IH}$ , OE# = V<sub>IH</sub>, WAIT# = High-Z, UB# and LB# Controlled



#### *Notes:*

- 1. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes *low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for word operation. A write ends at the earliest transition when CS# goes or and WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.*
- 2.  $t_{AW}$  is measured from the address valid to the end of write. In this address latch type write timing,  $t_{WC}$  is same as  $t_{AW}$ .
- 3. t<sub>CW</sub> is measured from the CS# going low to the end of write.
- 4. t<sub>BW</sub> is measured from the UB# and LB# going low to the end of write.
- 5. Clock input does not have any affect to the write operation if the parameter t<sub>WLRL</sub> is met.

### **Figure 31.7 Timing Waveform Of Write Cycle (Low ADV# Type)**



#### **Table 31.6 Asynchronous Write in Synchronous Mode AC Characteristics**

*Notes:*

*1. Address Latch Type, UB#, LB# Controlled.*



## **31.3.4 Asynchronous Write Timing Waveform in Synchronous Mode**

## **31.3.4.1 Write Cycle (Low ADV# Type)**

 $MRS# = V_{IH}$ ,  $OE# = V_{IH}$ ,  $WAIT# = High-Z$ ,  $WE#$  Controlled



#### *Notes:*

- 1. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low *with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.*
- 2. t<sub>CW</sub> is measured from the CS# going low to the end of write.
- *3. tAS is measured from the address valid to the beginning of write.*
- 4. t<sub>WR</sub> is measured from the end of write to the address change.  $t_{WR}$  is applied in case a write ends with CS# or WE# *going high.*
- 5. Clock input does not have any affect to the write operation if the parameter t<sub>WLRL</sub> is met.

### **Figure 31.8 Timing Waveform Of Write Cycle (Low ADV# Type)**





#### *Notes:*

*1. Low ADV# Type, WE# Controlled.*



## **31.3.4.2 Write Cycle (Low ADV# Type)**

 $MRS# = V_{IH}$ ,  $OE# = V_{IH}$ ,  $WAIT# = High-Z$ ,  $UB# & LB#$  Controlled



*Notes:*

- 1. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low *with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation.*  A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning *of write to the end of write.*
- 2. t<sub>CW</sub> is measured from the CS# going low to the end of write.
- *3. tAS is measured from the address valid to the beginning of write.*
- 4. t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with CS# or WE# *going high.*
- 5. Clock input does not have any affect to the write operation if the parameter  $t_{WLRL}$  is met.

### **Figure 31.9 Timing Waveform Of Write Cycle (Low ADV# Type)**

#### **Table 31.8 Asynchronous Write in Synchronous Mode AC Characteristics**



*Notes:*

*1. Low ADV# type multiple write, UB#, LB# controlled.*



## **31.3.4.3 Multiple Write Cycle (Low ADV# Type)**

 $MRS# = V_{IH}$ ,  $OE# = V_{IH}$ ,  $WAIT# = High-Z$ ,  $WE#$  Controlled



#### *Notes:*

- 1. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low *with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.*
- 2. t<sub>CW</sub> is measured from the CS# going low to the end of write.
- 3. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- 4. t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with CS# or WE# *going high.*
- 5. Clock input does not have any affect on the asynchronous multiple write operation if t<sub>WHP</sub> is shorter than the (Read *Latency - 1) clock duration.*
- *6. tWP(min) = 70ns for continuous write operation over 50 times.*

#### **Figure 31.10 Timing Waveform Of Multiple Write Cycle (Low ADV# Type)**





#### *Notes:*

*1. Low ADV# type multiple write, WE# Controlled.*



# **32 AC Operating Conditions**

## **32.1 Test Conditions (Test Load and Test Input/Output Reference)**

- Input pulse level: 0.2 to  $V_{CC}$ -0.2V
- **Input rising and falling time: 3ns**
- Input and output reference voltage:  $0.5 \times V_{CC}$
- Output load (See Figure 32.1): CL = 30pF



**Figure 32.1 AC Output Load Circuit**



# **32.2 Synchronous AC Characteristics**

|                              | <b>Parameter List</b>                       | Symbol                         |                          | <b>Speed</b>             | <b>Units</b> |
|------------------------------|---|--------------------------------|--------------------------|--------------------------|--------------|
|                              |   |                                | Min                      | Max                      |              |
|                              | Clock Cycle Time                            | T.                             | 15                       | 200                      |              |
|                              | <b>Burst Cycle Time</b>                     | $t_{BC}$                       |                          | 2500                     |              |
|                              | Address Set-up Time to ADV# Falling (Burst) | $t_{AS(B)}$                    | $\Omega$                 |                          |              |
|                              | Address Hold Time from ADV# Rising (Burst)  | $t_{AH(B)}$                    | 7                        |                          |              |
|                              | ADV# Setup Time                             | t <sub>ADVS</sub>              | 5                        | $\overline{\phantom{0}}$ |              |
|                              | ADV# Hold Time                              | $t_{ADVH}$                     | 7                        |                          |              |
| <b>Burst Operation</b>       | CS# Setup Time to Clock Rising (Burst)      | $t_{\text{CSS(B)}}$            | 5                        |                          |              |
|                              | Burst End to New ADV# Falling               | <sup>t</sup> BEADV             | $\overline{7}$           |                          |              |
| (Common)                     | Burst Stop to New ADV# Falling              | t <sub>BSADV</sub>             | 12                       |                          | ns           |
|                              | CS# Low Hold Time from Clock                | $t_{\text{CSLH}}$              | 7                        |                          |              |
|                              | CS# High Pulse Width                        | $\mathfrak{t}_{\mathrm{CSHP}}$ | 5                        | $\overline{\phantom{0}}$ |              |
|                              | ADV# High Pulse Width                       | t <sub>ADHP</sub>              | 5                        |                          |              |
|                              | Chip Select to WAIT# Low                    | t <sub>WL</sub>                | $\overline{\phantom{0}}$ | 10 <sup>1</sup>          |              |
|                              | ADV# Falling to WAIT# Low                   | t <sub>AWL</sub>               |                          | 10 <sup>1</sup>          |              |
|                              | Clock to WAIT# High                         | $t_{WH}$                       |                          | 12                       |              |
|                              | Chip De-select to WAIT# High-Z              | $t_{WZ}$                       |                          | $\overline{7}$           |              |
|                              | UB#, LB# Enable to End of Latency Clock     | $t_{\text{BEL}}$               | 1                        |                          | clock        |
|                              | Output Enable to End of Latency Clock       | $t_{\text{OEL}}$               | 1                        |                          | clock        |
|                              | UB#, LB# Valid to Low-Z Output              | $t_{BLZ}$                      | 5                        |                          |              |
|                              | Output Enable to Low-Z Output               | $t_{O1}$ z                     | 5                        |                          |              |
|                              | Latency Clock Rising Edge to Data Output    | $t_{CD}$                       | $\overline{\phantom{0}}$ | 10                       |              |
| <b>Burst Read Operation</b>  | Output Hold                                 | $t_{OH}$                       | 3                        |                          |              |
|                              | Burst End Clock to Output High-Z            | $t_{HZ}$                       |                          | 10                       | ns           |
|                              | Chip De-select to Output High-Z             | $t_{CHZ}$                      | $\overline{\phantom{0}}$ | 7                        |              |
|                              | Output Disable to Output High-Z             | $t_{OHZ}$                      |                          | 7                        |              |
|                              | UB#, LB# Disable to Output High-Z           | $t_{BHZ}$                      | $\qquad \qquad$          | 7                        |              |
|                              | WE# Set-up Time to Command Clock            | t <sub>WES</sub>               | 5                        |                          |              |
|                              | WE# Hold Time from Command Clock            | t <sub>WFH</sub>               | 5                        |                          |              |
|                              | WE# High Pulse Width                        | t <sub>WHP</sub>               | 5                        |                          |              |
|                              | UB#, LB# Set-up Time to Clock               | $t_{BS}$                       | 5                        |                          |              |
| <b>Burst Write Operation</b> | UB#, LB# Hold Time from Clock               | $t_{BH}$                       | 5                        |                          | ns           |
|                              | Byte Masking Set-up Time to Clock           | $t_{\text{BMS}}$               | $\overline{7}$           |                          |              |
|                              | Byte Masking Hold Time from Clock           | $t_{\sf BMH}$                  | $\overline{7}$           |                          |              |
|                              | Data Set-up Time to Clock                   | $t_{DS}$                       | 5                        |                          |              |
|                              | Data Hold Time from Clock                   | $t_{\text{DHC}}$               | 3                        | $\overline{\phantom{0}}$ |              |

**Note:**  $(V_{CC} = 1.7 \text{--} 2.0V, T_A = -40 \text{ to } 85 \text{ °C},$  Maximum Main Clock Frequency = 66MHz.

## **32.3 Timing Diagrams**

**SPANSION** 

## **32.3.1 Synchronous Burst Operation Timing Waveform**

Latency = 5, Burst Length = 4 (MRS# =  $V_{IH}$ )



**Figure 32.2 Timing Waveform Of Basic Burst Operation**

|                   |     | <b>Speed</b> |              |                     | <b>Speed</b> |     |              |  |
|-------------------|-----|--------------|--------------|---------------------|--------------|-----|--------------|--|
| Symbol            | Min | Max          | <b>Units</b> | Symbol              | Min          | Max | <b>Units</b> |  |
|                   | 15  | 200          |              | $t_{AS(B)}$         | 0            |     |              |  |
| t <sub>BC</sub>   |     | 2500         | ns           | I <sub>AH(B)</sub>  |              |     | ns           |  |
| t <sub>ADVS</sub> | 5   |              |              | T <sub>CSS(B)</sub> | 5            |     |              |  |
| <sup>T</sup> ADVH |     |              |              | <b>EBEADV</b>       |              |     |              |  |

**Table 32.1 Burst Operation AC Characteristics**



## **32.3.2 Synchronous Burst Read Timing Waveforms**

## **32.3.2.1 Read Timings**

Latency = 5, Burst Length = 4, WP = Low enable (WE# =  $V_{\text{IH}}$ , MRS# =  $V_{\text{IH}}$ ). CS# Toggling Consecutive Burst Read



#### *Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- *2. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)*
- /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge).
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- *4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.*

## **Figure 32.3 Timing Waveform of Burst Read Cycle (1)**

|                          | <b>Speed</b> |     |              |                              |     | <b>Speed</b> |              |  |
|--------------------------|--------------|-----|--------------|------------------------------|-----|--------------|--------------|--|
| Symbol                   | <b>Min</b>   | Max | <b>Units</b> | Symbol                       | Min | Max          | <b>Units</b> |  |
| t <sub>CSHP</sub>        | 5            |     | ns           | $t_{OHZ}$                    |     |              |              |  |
| $\mathfrak{t}_{\sf BEL}$ |              |     | clock        | t <sub>BHZ</sub>             |     |              |              |  |
| $t_{\text{OEL}}$         |              | —   |              | $\mathfrak{r}_{\texttt{CD}}$ |     | 10           |              |  |
| t <sub>BLZ</sub>         | 5            |     |              | $\mathfrak{t}_{\mathsf{OH}}$ | 3   |              | ns           |  |
| $t_{OLZ}$                | 5            |     | ns           | $t_{WL}$                     |     | 10           |              |  |
| t <sub>HZ</sub>          |              | 10  |              | $t_{WH}$                     |     | 12           |              |  |
| $t_{CHZ}$                |              |     |              | t <sub>WZ</sub>              |     |              |              |  |

**Table 32.2 Burst Read AC Characteristics**



Latency = 5, Burst Length = 4, WP = Low enable (WE# =  $V_{IH}$ , MRS# =  $V_{IH}$ ). CS# Low Holding Consecutive Burst Read



#### *Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- 2. /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) */WAIT High (tWH): Data available (driven by Latency-1 clock)*
- /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge).
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- *4. The consecutive multiple burst read operation with holding CS# low is possible only through issuing a new ADV# and address.*
- *5. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.*

## **Figure 32.4 Timing Waveform of Burst Read Cycle (2)**

|                  |     | <b>Speed</b> |              |                              | <b>Speed</b> |          |              |  |
|------------------|-----|--------------|--------------|------------------------------|--------------|----------|--------------|--|
| Symbol           | Min | Max          | <b>Units</b> | Symbol                       | <b>Min</b>   | Max      | <b>Units</b> |  |
| <sup>L</sup> BEL |     |              | clock        | <b>L</b> CD                  |              | 10       |              |  |
| $\tau_{\rm OEL}$ |     |              |              | ιон                          | 3            |          |              |  |
| <sup>L</sup> BLZ | 5   |              |              | t <sub>WL</sub>              |              | 10       | ns           |  |
| <b>TOLZ</b>      | 5   |              | ns           | <sup>T</sup> AWL             |              | 10       |              |  |
| ιнz              |     | 10           |              | $\mathfrak{r}_{\mathsf{WH}}$ |              | 10<br>١Z |              |  |

**Table 32.3 Burst Read AC Characteristics**



Latency = 5, Burst Length = 4, WP = Low enable (WE# =  $V_{IH}$ , MRS# =  $V_{IH}$ ). Last data sustaining



#### *Notes:*

1. /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge)<br>/WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock)<br>/WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS#

*2. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*

3. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.

### **Figure 32.5 Timing Waveform of Burst Read Cycle (3)**



## **Table 32.4 Burst Read AC Characteristics**



### **32.3.2.1 Write Timings**

Latency = 5, Burst Length = 4, WP = Low enable (OE# =  $V_{\text{IH}}$ , MRS# =  $V_{\text{IH}}$ ). CS# Toggling Consecutive Burst Write



#### *Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- *2. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- 3. /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge)<br>/WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock)<br>/WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS#
- *4. D2 is masked by UB# and LB#.*
- *5. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.*

## **Figure 32.6 Timing Waveform of Burst Write Cycle (1)**

**Table 32.5 Burst Write AC Characteristics**

|                     | <b>Speed</b> |     |              |                  |     | <b>Speed</b> |              |
|---------------------|--------------|-----|--------------|------------------|-----|--------------|--------------|
| Symbol              | Min          | Max | <b>Units</b> | <b>Symbol</b>    | Min | Max          | <b>Units</b> |
| $t_{\mathsf{CSHP}}$ | 5            |     |              | $t_{WHP}$        | 5   |              |              |
| $t_{BS}$            | 5            |     |              | $t_{DS}$         | 5   |              |              |
| $t_{BH}$            | 5            |     |              | $t_{\text{DHC}}$ | 3   |              | ns           |
| t <sub>BMS</sub>    |              |     | ns           | $t_{WL}$         |     | 10           |              |
| $t_{\mathsf{BMH}}$  |              |     |              | $t_{WH}$         |     | 12           |              |
| t <sub>WES</sub>    | 5            |     |              | $t_{WZ}$         |     |              |              |
| t <sub>WEH</sub>    | 5            |     |              |                  |     |              |              |



Latency = 5, Burst Length = 4, WP = Low enable (OE# =  $V_{IH}$ , MRS# =  $V_{IH}$ ). CS# Low Holding Consecutive Burst Write



#### *Notes:*

*1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*

- *2. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- *3. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)*

/WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)

- *4. D2 is masked by UB# and LB#.*
- *5. The consecutive multiple burst read operation with holding CS# low is possible only through issuing a new ADV# and address.*
- 6. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.

## **Figure 32.7 Timing Waveform of Burst Write Cycle (2)**

**Table 32.6 Burst Write AC Characteristics**

|                    |     | <b>Speed</b> |              | Symbol             | <b>Speed</b> |     | <b>Units</b> |
|--------------------|-----|--------------|--------------|--------------------|--------------|-----|--------------|
| Symbol             | Min | Max          | <b>Units</b> |                    | Min          | Max |              |
| $t_{BS}$           | 5   |              |              | t <sub>WHP</sub>   | 5            |     |              |
| $t_{BH}$           | 5   |              |              | t <sub>DS</sub>    | 5            |     |              |
| $t_{\text{BMS}}$   |     |              | ns           | $t_{\mathsf{DHC}}$ | 3            |     | ns           |
| $t_{\mathsf{BMH}}$ |     |              |              | t <sub>WL</sub>    |              | 10  |              |
| t <sub>WES</sub>   | 5   |              |              | <sup>L</sup> AWL   |              | 10  |              |
| t <sub>WEH</sub>   | 5   |              |              | t <sub>WH</sub>    |              | 12  |              |



## **32.3.3 Synchronous Burst Read Stop Timing Waveform**

Latency = 5, Burst Length = 4, WP = Low enable (WE#=  $V_{IH}$ , MRS# =  $V_{IH}$ ).



#### *Notes:*

*1. The new burst operation can be issued only after the previous burst operation is finished.* 

*2. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)*

- /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- *4. The burst stop operation should not be repeated for over 2.5µs.*

### **Figure 32.8 Timing Waveform of Burst Read Stop by CS#**

| Symbol              | <b>Speed</b> |                          | <b>Units</b> | Symbol                       |     | <b>Speed</b>             | <b>Units</b> |
|---------------------|--------------|--------------------------|--------------|------------------------------|-----|--------------------------|--------------|
|                     | <b>Min</b>   | Max                      |              |                              | Min | Max                      |              |
| t <sub>BSADV</sub>  | 12           | $\overline{\phantom{0}}$ |              | $t_{CD}$                     |     | 10                       |              |
| $t_{\sf{CSLH}}$     |              |                          | ns           | $\mathfrak{r}_{\mathsf{OH}}$ | 3   | —                        |              |
| $t_{\mathsf{CSHP}}$ | 5            |                          |              | $t_{CHZ}$                    |     | ⇁                        | ns           |
| $t_{BEL}$           |              |                          | clock        | $t_{WL}$                     |     | 10                       |              |
| $t_{\text{OEL}}$    |              |                          |              | t <sub>WH</sub>              |     | 12                       |              |
| $t_{BLZ}$           | 5            | $\overline{\phantom{0}}$ |              | t <sub>WZ</sub>              |     | $\overline{\phantom{a}}$ |              |
| $t_{OLZ}$           | 5            |                          | ns           |                              |     |                          |              |

**Table 32.7 Burst Read Stop AC Characteristics**



## **32.3.4 Synchronous Burst Write Stop Timing Waveform**

Latency = 5, Burst Length = 4, WP = Low enable (OE#=  $V_{IH}$ , MRS# =  $V_{IH}$ ).



#### *Notes:*

*1. The new burst operation can be issued only after the previous burst operation is finished.* 

*2. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)*

- 
- /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- *4. The burst stop operation should not be repeated for over 2.5µs.*

### **Figure 32.9 Timing Waveform of Burst Write Stop by CS#**



## **Table 32.8 Burst Write Stop AC Characteristics**



## **32.3.5 Synchronous Burst Read Suspend Timing Waveform**



#### *Notes:*

- *1. If the clock input is halted during burst read operation, the data output is suspended. During the burst read suspend period, OE# high drives data output to high-Z. If the clock input is resumed, the suspended data is output first.*
- *2. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)*
- /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- *3. During the suspend period, OE# high drives DQ to High-Z and OE# low drives DQ to Low-Z. If OE# stays low during suspend period, the previous data is sustained.*
- *4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.*

### **Figure 32.10 Timing Waveform of Burst Read Suspend Cycle (1)**



### **Table 32.9 Burst Read Suspend AC Characteristics**



## **33 Transition Timing Waveform Between Read And Write**



#### *Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- *2. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)* /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- *4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.*

## **Figure 33.1 Synchronous Burst Read to Asynchronous Write (Address Latch Type)**

**Table 33.1 Burst Read to Asynchronous Write (Address Latch Type) AC Characteristics**

| <b>Symbol</b>      | <b>Speed</b> | <b>Units</b> | Symbol | Speed             | <b>Units</b> |     |       |
|--------------------|--------------|--------------|--------|-------------------|--------------|-----|-------|
|                    | Min          | Max          |        |                   | Min          | Max |       |
| <sup>l</sup> BEADV |              |              | ns     | <sup>L</sup> WLRL |              |     | clock |





Latency = 5, Burst Length = 4 (MRS# =  $V_{\text{IH}}$ ).

#### *Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- 2. /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge)<br>/WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock)<br>/WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS#
- 
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- *4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.*

### **Figure 33.2 Synchronous Burst Read to Asynchronous Write (Low ADV# Type)**

**Table 33.2 Burst Read to Asynchronous Write (Low ADV# Type) AC Characteristics**

| Symbol             | <b>Speed</b> | Units                           | <b>Symbol</b> | Speed             | Units |     |       |
|--------------------|--------------|---------------------------------|---------------|-------------------|-------|-----|-------|
|                    | Min          | Max                             |               |                   | Min   | Max |       |
| <sup>l</sup> BEADV |              | $\hspace{0.1mm}-\hspace{0.1mm}$ | ns            | <sup>L</sup> WLRL |       | _   | clock |



1 2 3 4 5 6 7 8 9 10 11 12 13 19 20 0 14 15 16 17 18 ADV# Address CS# Data out OE# CLK DQ0  $t$ cD Valid Latency 5 Valid tCSS(A) T tOH tBEL tOEL  $t$ ADVS  $\rightarrow t$  tadvh  $\overline{t}_{\text{AS(A)}}$   $\rightarrow$   $\leftarrow$   $\tan(A)$  $\overline{D}$   $\cap$   $\overline{1}$   $\overline{D}$   $\cap$ WE# tCSS(B) Data in High-Z tAS(B) tAH(B) tWP tBW tAS Read Latency 5 tDW tDH Data Valid  $D$ on't  $\c{c}$  are  $\frac{1}{2}$   $\cdots$   $\frac{1}{2}$   $\sqrt{2}$   $\cdots$   $\frac{1}{2}$   $\cdots$   $\cdots$   $\cdots$   $\cdots$   $\cdots$   $\cdots$   $\cdots$   $\cdots$   $\cdots$ tAW tCW tADV tWLRL WAIT#  $\qquad \qquad \longrightarrow \qquad$  HighZ tWL tWH tWZ tBC LB#, UB#

Latency = 5, Burst Length = 4 (MRS# =  $V_{\text{IH}}$ ).

#### *Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- *2. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)*
	- /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*

*4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.* 

### **Figure 33.3 Asynchronous Write (Address Latch Type) to Synchronous Burst Read Timing**

**Table 33.3 Asynchronous Write (Address Latch Type) to Burst Read AC Characteristics**

| Symbol            | Speed |     | <b>Units</b> | Symbol | <b>Speed</b> |     | Units |
|-------------------|-------|-----|--------------|--------|--------------|-----|-------|
|                   | Min   | Max |              |        | Min          | Max |       |
| <sup>L</sup> WLRL |       |     | clock        |        |              |     |       |

## Latency = 5, Burst Length = 4 (MRS# =  $V_{\text{IH}}$ ).



#### *Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- *2. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)*

*/WAIT High-Z (tWZ): Data don't care (driven by CS# high going edge)*

- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- *4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.*

## **Figure 33.4 Asynchronous Write (Low ADV# Type) to Synchronous Burst Read Timing**

**Table 33.4 Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics**

| Symbol            | <b>Speed</b> |                   | <b>Units</b> | Symbol | <b>Speed</b> |     | Units |
|-------------------|--------------|-------------------|--------------|--------|--------------|-----|-------|
|                   | Min          | Max               |              |        | Min          | Max |       |
| <sup>T</sup> WLRL |              | $\hspace{0.05cm}$ | clock        | LADHP  | ັ            |     | ns    |


Latency = 5, Burst Length = 4 (MRS# =  $V_{\text{IH}}$ ).



*Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- *2. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)*
	- */WAIT High-Z (tWZ): Data don't care (driven by CS# high going edge)*
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*

*4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.* 

#### **Figure 33.5 Synchronous Burst Read to Synchronous Burst Write Timing**









## Latency = 5, Burst Length = 4 (MRS# =  $V_{\text{IH}}$ ).

*1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*

2. /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock)<br>/WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)

*3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*

*4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.* 

#### **Figure 33.6 Synchronous Burst Write to Synchronous Burst Read Timing**

#### **Table 33.6 Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics**



# **1.8V pSRAM Type 4 8M x 16-bit Synchronous Burst pSRAM**



**ADVANCE INFORMATION**

# **Features**

- Process Technology: CMOS
- Organization: 8M x16 bit Power Supply Voltage: 1.7-2.0V
- Three State Outputs
- Supports MRS (Mode Register Set)
- **MRS control MRS Pin Control**
- Supports Power Saving modes Partial Array Refresh mode Internal TCSR
- **Supports Driver Strength Optimization for system environment power saving**
- Supports Asynchronous 4-Page Read and Asynchronous Write Operation
- **Supports Synchronous Burst Read and Asynchronous Write Operation (Address Latch Type** and Low ADV Type)
- **Supports Synchronous Burst Read and Synchronous Burst Write Operation**
- Synchronous Burst (Read/Write) Operation
	- Supports 4 word / 8 word / 16 word and Full Page(256 word) burst
	- Supports Linear Burst type & Interleave Burst type
	- Latency support: Latency 5 @ 66MHz(tCD 10ns) Latency 4 @ 54MHz(tCD 10ns)
	- Supports Burst Read Suspend in No Clock toggling
	- Supports Burst Write Data Masking by /UB & /LB pin control
	- Supports WAIT pin function for indicating data availability.
- Max. Burst Clock Frequency: 66MHz



# **34 Pin Description**



# **35 Power Up Sequence**

After applying V<sub>CC</sub> up to minimum operating voltage (1.7V), drive CS# high first and then drive MRS# high. This gets the device into power up mode. Wait 200 us minimum to get into the normal operation mode. During power up mode, the standby current cannot be guaranteed. To obtain stable standby current levels, at least one cycle of active operation should be implemented regardless of wait time duration. To obtain appropriate device operation, be sure to follow the proper power up sequence.

- 1. Apply power.
- 2. Maintain stable power (V<sub>CC</sub> min.=1.7V) for a minimum 200 us with CS# and MRS# high.



# **36 Power Up and Standby Mode Timing Diagrams**

# **36.1 Power Up**



## **36.2 Standby Mode**



**Figure 36.2 Standby Mode State Machines**

The default mode after power up is Asynchronous mode (4 Page Read and Asynchronous Write). But this default mode is not 100% guaranteed, so the MRS# setting sequence is highly recommended after power up.

For entry to PAR mode, drive the MRS# pin into  $V_{|L}$  for over 0.5µs or longer (suspend period) during standby mode after the MRS# setting has been completed  $(A4=1, A3=0)$ . If the MRS# pin is driven into  $V_{\text{IH}}$  during PAR mode, the device reverts to standby mode without the wake up sequence.



# **37 Functional Description**

**Table 37.1 Asynchronous 4 Page Read & Asynchronous Write Mode (A15/A14=0/0)**

| Mode                    | CS# | MRS# | OE# | WE# | LB# | UB# | IO <sub>0.7</sub> | $IO8-15$         | Power      |
|-------------------------|-----|------|-----|-----|-----|-----|-------------------|------------------|------------|
| Deselected              | H   | Н    | X   | X   | X   | X   | High-Z            | High-Z           | Standby    |
| Deselected              | H   |      | X   | X   | X   | X   | High-Z            | High-Z           | <b>PAR</b> |
| Output Disabled         |     | Н    | H   | H   | X   | X   | High-Z            | High-Z           | Active     |
| <b>Outputs Disabled</b> |     | Н    | X   | X   | Н   | H   | High-Z            | High-Z           | Active     |
| Lower Byte Read         |     | Н    |     | H   |     | H   | $D_{\text{OUT}}$  | High-Z           | Active     |
| Upper Byte Read         |     | Н    |     | H   | Н   |     | High-Z            | $D_{\text{OUT}}$ | Active     |
| Word Read               |     | Н    |     | H   |     |     | $D_{\text{OUT}}$  | $D_{\text{OUT}}$ | Active     |
| Lower Byte Write        |     | H    | H   |     |     | H   | $D_{IN}$          | High-Z           | Active     |
| Upper Byte Write        |     | Н    | H   |     | Н   |     | High-Z            | $D_{IN}$         | Active     |
| Word Write              |     | Н    | H   |     |     |     | $D_{IN}$          | $D_{IN}$         | Active     |
| Mode Register Set       |     |      | H   |     |     |     | High-Z            | High-Z           | Active     |

*Legend: X = Don't care (must be low or high state).*

#### *Notes:*

*1. In asynchronous mode, Clock and ADV# are ignored.*

*2. The WAIT# pin is High-Z in asynchronous mode.*





*Notes:*

*1. X must be low or high state.*

*2. X means "Don't care" (can be low, high or toggling).*

*3. WAIT# is the device output signal and does not have any affect on the mode definition. Please refer to each timing diagram for Wait# pin function.*





## **Table 37.3 Synchronous Burst Read & Synchronous Burst Write Mode(A15/A14 = 1/0)**

*Notes:*

*1. X must be low or high state.*

*2. X means "Don't care" (can be low, high or toggling).*

*3. WAIT# is the device output signal and does not have any affect on the mode definition. Please refer to each timing diagram for WAIT# pin function.*



# **38 Mode Register Setting Operation**

The device has several modes:

- Asynchronous Page Read mode
- Asynchronous Write mode
- Synchronous Burst Read mode
- Synchronous Burst Write mode
- Standby mode and Partial Array Refresh (PAR) mode.

Partial Array Refresh (PAR) mode is defined through the Mode Register Set (MRS) option. The MRS option also defines burst length, burst type, wait polarity and latency count at synchronous burst read/write mode.

## **38.1 Mode Register Set (MRS)**

The mode register stores the data for controlling the various operation modes of the pSRAM. It programs Partial Array Refresh (PAR), burst length, burst type, latency count and various vendor specific options to make pSRAM useful for a variety of different applications. The default values of mode register are defined, therefore when the reserved address is input, the device runs at default modes.

The mode register is written by driving  $CS#$ , ADV#, WE#, UB#, LB# and MRS# to V<sub>II</sub> and driving OE# to V<sub>IH</sub> during valid addressing. The mode register is divided into various fields depending on the fields of functions. The PAR field uses A0–A4, Burst Length field uses A5–A7, Burst Type uses A8, Latency Count uses A9–A11, Wait Polarity uses A13, Operation Mode uses A14–A15 and Driver Strength uses A16–A17.

Refer to the Table below for detailed Mode Register Settings. A18–A22 addresses are "Don't care" in the Mode Register Setting.



**Table 38.1 Mode Register Setting According to Field of Function**

*Note: DS (Driver Strength), MS (Mode Select), WP (Wait Polarity), Latency (Latency Count), BT (Burst Type), BL (Burst Length), PAR (Partial Array Refresh), PARA (Partial Array Refresh Array), PARS (Partial Array Refresh Size), RFU (Reserved for Future Use).*









*Note: Default mode. The address bits other than those listed in the table above are reserved. For example, Burst Length address bits(A7:A6:A5) have 4 sets of reserved bits like 0:0:0, 0:0:1, 1:0:1 and 1:1:0. If the reserved address bits are input, then the mode will be set to the default mode. Each field has its own default mode, but this default mode is not 100% guaranteed, so the MRS setting sequence is highly recommended after power up. A12 is a reserved bit for future use. A12 must be set as "0". Not all the mode settings are tested. Per the mode settings to be tested, please contact Spansion. The 256*  word Full page burst mode needs to meet t<sub>BC</sub>(Burst Cycle time) parameter as max. 2500ns.

## **38.2 MRS Pin Control Type Mode Register Setting Timing**

In this device, the MRS pin is used for two purposes. One is to get into the mode register setting and the other is to execute Partial Array Refresh mode.

To get into the Mode Register Setting, the system must drive the MRS# pin to V<sub>IL</sub> and immediately (within 0.5µs) issue a write command (drive CS#, ADV#, UB#, LB# and WE# to V<sub>IL</sub> and drive OE# to V<sub>IH</sub> during valid address). If the subsequent write command (WE# signal input) is not issued within 0.5µs, then the device may get into the PAR mode.





Figure 38.1 Mode Register Setting Timing (OE# = V<sub>IH</sub>)

**Table 38.3 MRS AC Characteristics**



*Note:*  $V_{CC}$ =1.7–2.0V, T<sub>A</sub>=-40 to 85°C, Maximum Main Clock Frequency=66MHz

September 15, 2005 S71WS-N\_01\_A4 **S71WS-Nx0 Based MCPs 151**



# **39 Asynchronous Operation**

## **39.1 Asynchronous 4 Page Read Operation**

Asynchronous normal read operation starts when CS#, OE# and UB# or LB# are driven to V<sub>IL</sub> under the valid address without toggling page addresses (A0, A1). If the page addresses (A0, A1) are toggled under the other valid address, the first data will be out with the normal read cycle time (tRC) and the second, the third and the fourth data will be out with the page cycle time (tPC). (MRS# and WE# should be driven to  $V_{H}$  during the asynchronous (page) read operation) Clock, ADV#, WAIT# signals are ignored during the asynchronous (page) read operation.

## **39.2 Asynchronous Write Operation**

Asynchronous write operation starts when CS#, WE# and UB# or LB# are driven to V<sub>IL</sub> under the valid address. MRS# and OE# should be driven to  $V_{\text{H}}$  during the asynchronous write operation. Clock, ADV#, WAIT# signals are ignored during the asynchronous (page) read operation.

## **39.3 Asynchronous Write Operation in Synchronous Mode**

A write operation starts when CS#, WE# and UB# or LB# are driven to V<sub>IL</sub> under the valid address. Clock input does not have any affect to the write operation (MRS# and  $OE#$  should be driven to V<sub>IH</sub> during write operation. ADV# can be either toggling for address latch or held in V<sub>IL</sub>). Clock,  $ADV#$ , WAIT# signals are ignored during the asynchronous (page) read operation.



**Figure 39.2 Asynchronous Write**



# **40 Synchronous Burst Operation**

Burst mode operations enable the system to get high performance read and write operation. The address to be accessed is latched on the rising edge of clock or ADV# (whichever occurs first).  $CS#$  should be setup before the address latch. During this first clock rising edge, WE# indicates whether the operation is going to be a Read (WE# High) or a Write (WE# Low).

For the optimized Burst Mode of each system, the system should determine how many clock cycles are required for the first data of each burst access (Latency Count), how many words the device outputs during an access (Burst Length) and which type of burst operation (Burst Type: Linear or Interleave) is needed. The Wait Polarity should also be determined (See Table 38.2).

## **40.1 Synchronous Burst Read Operation**

The Synchronous Burst Read command is implemented when the clock rising is detected during the ADV# low pulse. ADV# and  $CS#$  should be set up before the clock rising. During the Read command, WE# should be held in  $V_{\text{H}}$ . The multiple clock risings (during the low ADV# period) are allowed, but the burst operation starts from the first clock rising. The first data will be out with Latency count and  $t_{CD}$ .

## **40.2 Synchronous Burst Write Operation**

The Synchronous Burst Write command is implemented when the clock rising is detected during the ADV# and WE# low pulse. ADV#, WE# and CS# should be set up before the clock rising. The multiple clock risings (during the low ADV# period) are allowed but, the burst operation starts from the first clock rising. The first data will be written in the Latency clock with  $t_{DS}$ .



**Figure 40.2 Synchronous Burst Write**

September 15, 2005 S71WS-N\_01\_A4 **S71WS-Nx0 Based MCPs 153**



# **41 Synchronous Burst Operation Terminology**

## **41.1 Clock (CLK)**

The clock input is used as the reference for synchronous burst read and write operation of the pSRAM. The synchronous burst read and write operations are synchronized to the rising edge of the clock. The clock transitions must swing between  $V_{IL}$  and  $V_{IH}$ .

## **41.2 Latency Count**

The Latency Count configuration tells the device how many clocks must elapse from the burst command before the first data should be available on its data pins. This value depends on the input clock frequency. Table 41.1 shows the supported Latency Count.



**Table 41.1 Latency Count Support**





**Table 41.2 Number of CLocks for 1st Data**

*Note: The first data will always keep the Latency. From the second data on, some period of wait time may be caused by WAIT# pin.*

**Figure 41.1 Latency Configuration (Read)**

## **41.3 Burst Length**

Burst Length identifies how many data the device outputs during an access. The device supports 4 word, 8 word, 16 word and 256 word burst read or write. 256 word Full page burst mode needs to meet  $t_{BC}$  (Burst Cycle time) parameter as 2500ns max.

The first data will be output with the set Latency  $+ t_{CD}$ . From the second data on, the data will be output with  $t_{CD}$  from each clock.



## **41.4 Burst Stop**

Burst stop is used when the system wants to stop burst operation on purpose. If driving CS# to V<sub>IH</sub> during the burst read operation, the burst operation is stopped. During the burst read operation, the new burst operation cannot be issued. The new burst operation can be issued only after the previous burst operation is finished.

The burst stop feature is very useful because it enables the user to utilize the un-supported burst length such as 1 burst or 2 burst, used mostly in the mobile handset application environment.

# **41.5 Wait Control (WAIT#)**

The WAIT# signal is the device's output signal that indicates to the host system when it's dataout or data-in is valid.

To be compatible with the Flash interfaces of various microprocessor types, the WAIT $#$  polarity (WP) can be configured. The polarity can be programmed to be either low enable or high enable.

For the timing of WAIT# signal, the WAIT# signal should be set active one clock prior to the data regardless of Read or Write cycle.



**Figure 41.2 WAIT# and Read/Write Latency Control**



## **41.6 Burst Type**

The device supports Linear type burst sequence and Interleave type burst sequence. Linear type burst sequentially increments the burst address from the starting address. The detailed Linear and Interleave type burst address sequence is shown in Table 41.3.

|                |                 | <b>Burst Address Sequence (Decimal)</b> |                              |   |                                 |                                    |   |  |  |  |  |  |  |  |
|----------------|-----------------|---|------------------------------|---|---------------------------------|------------------------------------|---|--|--|--|--|--|--|--|
| <b>Start</b>   |                 | Wrap (note I)                           |                              |   |                                 |                                    |   |  |  |  |  |  |  |  |
| <b>Address</b> |                 | 4 word Burst                            |                              | 8 word Burst                                    | 16 word Burst                   | Full Page(256 word)                |   |  |  |  |  |  |  |  |
|                | Linear          | <b>Interleave</b>                       | Linear                       | Interleave                                      | Linear                          | <b>Interleave</b>                  | Linear                                      |  |  |  |  |  |  |  |
| $\Omega$       | $0 - 1 - 2 - 3$ | $0 - 1 - 2 - 3$                         |                              | $0-1-$ -5-6-7   0-1-2--6-7                      | $0 - 1 - 2 - \ldots - 14 - 15$  | $0-1-2-3-414-15$                   | $0-1-2 -254-255$                            |  |  |  |  |  |  |  |
| 1              | $1 - 2 - 3 - 0$ | $1 - 0 - 3 - 2$                         | $1 - 2 - \ldots - 6 - 7 - 0$ | $1 - 0 - 3 - \ldots - 7 - 6$                    | $1 - 2 - 3 - \ldots - 15 - 0$   | $1 - 0 - 3 - 2 - 5$ $15 - 14$      | $1 - 2 - 3 - \ldots - 255 - 0$              |  |  |  |  |  |  |  |
| $\overline{2}$ | $2 - 3 - 0 - 1$ | $2 - 3 - 0 - 1$                         |                              | $2 - 3 -  - 7 - 0 - 1$   $2 - 3 - 0 -  - 4 - 5$ | $2 - 3 - 4 -  - 0 - 1$          | $2 - 3 - 0 - 1 - 6$ 12-13          | $2 - 3 - 4 -  - 255 - 0 - 1$                |  |  |  |  |  |  |  |
| 3              | $3 - 0 - 1 - 2$ | $3 - 2 - 1 - 0$                         |                              | $3-4--0-1-2$ $3-2-1--5-4$                       | $3 - 4 - 5 - \ldots - 1 - 2$    | $3 - 2 - 1 - 0 - 7$ 13 - 12        | $3 - 4 - 5 - \ldots - 255 - 0 - 1 - 2$      |  |  |  |  |  |  |  |
| 4              |                 |   |                              | $4-5--1-2-3$   $4-5-6--2-3$                     | $4 - 5 - 6 - \dots - 2 - 3$     | $4 - 5 - 6 - 7 - 0$ 10-11          | $4 - 5 - 6 -  - 255 - 0 - 1 - 2 - 3$        |  |  |  |  |  |  |  |
| 5              |                 |   |                              | $5-6-$ -2-3-4   5-4-7--3-2                      | $5 - 6 - 7 - \dots - 3 - 4$     | $5 - 4 - 7 - 6 - 1 \ldots 11 - 10$ | $5 - 6 - 7 - \ldots - 255 - \ldots - 3 - 4$ |  |  |  |  |  |  |  |
| 6              |                 |   |                              | $6 - 7 -  - 3 - 4 - 5$ 6 - 7 - 4 -  - 0 - 1     | $6 - 7 - 8 -  - 4 - 5$          | $6 - 7 - 4 - 5 - 2 \ldots 8 - 9$   | $6 - 7 - 8 -  - 255 -  - 4 - 5$             |  |  |  |  |  |  |  |
| $\overline{7}$ |                 |   |                              | $7 - 0 -  - 4 - 5 - 6$   $7 - 6 - 5 -  - 1 - 0$ | $7 - 8 - 9 - \ldots - 5 - 6$    | $7 - 6 - 5 - 4 - 39 - 8$           | $7 - 8 - 9 -  - 255 -  - 5 - 6$             |  |  |  |  |  |  |  |
|                |                 |   |                              |   |                                 |                                    |   |  |  |  |  |  |  |  |
| 14             |                 |   |                              |   | $14 - 15 - 0 -  - 12 - 13$      | $14 - 15 - 12 -  - 0 - 1$          | $14 - 15 - \ldots - 255 - \ldots - 12 - 13$ |  |  |  |  |  |  |  |
| 15             |                 |   |                              |   | $15 - 0 - 1 - \ldots - 13 - 14$ | $15 - 14 - 13 - \ldots - 1 - 0$    | $15 - 16 - \ldots - 255 - \ldots - 13 - 14$ |  |  |  |  |  |  |  |
|                |                 |   |                              |   |                                 |                                    |   |  |  |  |  |  |  |  |
| 255            |                 |   |                              |   |                                 |                                    | $255 - 0 - 1 -  - 253 - 254$                |  |  |  |  |  |  |  |

**Table 41.3 Burst Sequence**



# **42 Low Power Features**

# **42.1 Internal TCSR**

The internal Temperature Compensated Self Refresh (TCSR) feature is a very useful tool for reducing standby current at room temperature (below 40°C). DRAM cells have weak refresh characteristics in higher temperatures. High temperatures require more refresh cycles, which can lead to standby current increase.

Without the internal TCSR, the refresh cycle should be set at worst condition so as to cover the high temperature (85°C) refresh characteristics. But with internal TCSR, a refresh cycle below 40°C can be optimized, so the standby current at room temperature can be greatly reduced. This feature is beneficial since most mobile phones are used at or below 40°C in the phone standby mode.



**Figure 42.1 PAR Mode Execution and Exit**

**Table 42.1 PAR Mode Characteristics**

| <b>Power Mode</b>          | <b>Address</b><br>(Bottom Array)<br>(note 2) | <b>Address</b><br>(Top Array)<br>(note 2) | <b>Memory Cell</b><br>Data | <b>Standby Current</b><br>$(\mu A, Max)$ | <b>Wait Time</b><br>$(\mu s)$ |  |
|----------------------------|--|---|----------------------------|--|-------------------------------|--|
| Standby (Full Array)       | 000000h - 7FFFFFh                            | $000000h - 7$ FFFFFh                      |                            | 200                                      |                               |  |
| Partial Refresh(3/4 Block) | 000000h - 5FFFFFh                            | $200000h - 7$ FFFFFh                      | Valid (note 1)             | 170                                      |                               |  |
| Partial Refresh(1/2 Block) | $000000h - 3$ FFFFFh                         | $400000h - 7$ FFFFFh                      |                            | 150                                      |                               |  |
| Partial Refresh(1/4 Block) | $000000h - 1$ FFFFFh                         | $600000h - 7$ FFFFFFh                     |                            | 140                                      |                               |  |

#### *Notes:*

*1. Only the data in the refreshed block are valid.*

*2. The PAR Array can be selected through Mode Register Set (see Mode Register Setting Operation).*

## **42.2 Driver Strength Optimization**

The optimization of output driver strength is possible through the mode register setting to adjust for the different data loadings. Through this driver strength optimization, the device can minimize the noise generated on the data bus during read operation. The device supports full drive, 1/2 drive and 1/4 drive.

## **42.3 Partial Array Refresh (PAR) mode**

The PAR mode enables the user to specify the active memory array size. The pSRAM consists of 4 blocks and the user can select 1 block, 2 blocks, 3 blocks or all blocks as active memory arrays through the Mode Register Setting. The active memory array is periodically refreshed whereas the disabled array is not refreshed, so the previously stored data is lost. Even though PAR mode is enabled through the Mode Register Setting, PAR mode execution by the MRS# pin is still needed. The normal operation can be executed even in refresh-disabled array as long as the MRS# pin is not driven to the Low condition for over 0.5µs. Driving the MRS# pin to the High condition puts the device back to the normal operation mode from the PAR executed mode. Refer to Figure 42.1 and Table 42.1 for PAR operation and PAR address mapping.



# **43 Absolute Maximum Ratings**



*Note: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. Functional operation should be restricted to use under recommended operating conditions only. Exposure to absolute maximum rating conditions longer than one second may affect reliability.*

# **44 DC Recommended Operating Conditions**



#### *Notes:*

*1. TA=-40 to 85°C, unless otherwise specified.*

2. Overshoot:  $V_{CC}$ +1.0V in case of pulse width  $\leq$  20ns.

*3. Undershoot: -1.0V in case of pulse width* ≤ *20ns.*

*4. Overshoot and undershoot are sampled, not 100% tested.*

# **45 Capacitance (Ta = 25°C, f = 1 MHz)**



*Note: This parameter is sampled periodically and is not 100% tested.*



# **46 DC and Operating Characteristics**

## **46.1 Common**



#### *Notes:*

1. Full Array Partial Refresh Current (I<sub>SBP</sub>) is same as Standby Current (I<sub>SB1</sub>).

# **47 AC Operating Conditions**

## **47.1 Test Conditions (Test Load and Test Input/Output Reference)**

- Input pulse level: 0.2 to  $V_{CC}$  -0.2V
- Input rising and falling time: 3ns
- Input and output reference voltage:  $0.5 \times V_{CC}$
- Output load (See Figure 47.1): CL=50pF



**Figure 47.1 PAR Mode Execution and Exit**



# **47.2 Asynchronous AC Characteristics**

( $V_{CC}$ =1.7–2.0V, T<sub>A</sub>=–40 to 85 °C)





## **47.3 Timing Diagrams**

### **47.3.1 Asynchronous Read Timing Waveform**

 $MRS# = V_{IH}$ ,  $WE# = V_{IH}$ ,  $WAIT# = High-Z$ 



#### *Notes:*

- 1. t<sub>CHZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced *to output voltage levels.*
- 2. At any given temperature and voltage condition, t<sub>CHZ(Max.)</sub> is less than t<sub>LZ(Min.)</sub> both for a given device and from device *to device interconnection.*
- *3. In asynchronous read cycle, Clock, ADV# and WAIT# signals are ignored.*

### **Figure 47.2 Timing Waveform Of Asynchronous Read Cycle**



## **Table 47.1 Asynchronous Read AC Characteristics**



## **47.3.1.1 Page Read**

 $MRS# = V_{IH}$ ,  $WE# = V_{IH}$ ,  $WAIT# = High-Z$ 



#### *Notes:*

- *1. tCHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.*
- *2. At any given temperature and voltage condition, tCHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.*
- *3. In asynchronous 4 page read cycle, Clock, ADV# and WAIT# signals are ignored.*

#### **Figure 47.3 Timing Waveform Of Page Read Cycle**

|                              | <b>Speed</b> |     |              |                 |             | <b>Speed</b> |              |  |
|------------------------------|--------------|-----|--------------|-----------------|-------------|--------------|--------------|--|
| Symbol                       | Min          | Max | <b>Units</b> | Symbol          | Min         | Max          | <b>Units</b> |  |
| $\mathfrak{t}_{\mathsf{RC}}$ | 70           |     |              | τ <sub>ΟΗ</sub> | 3           |              |              |  |
| t <sub>AA</sub>              |              | 70  |              | $t_{OLZ}$       | 5           |              |              |  |
| $t_{\mathsf{PC}}$            | 25           |     |              | $t_{BLZ}$       | 5           |              |              |  |
| t <sub>PA</sub>              |              | 20  | ns           | $t_{LZ}$        | 10          |              | ns           |  |
| $\tau_{CO}$                  |              | 70  |              | $t_{CHZ}$       | 0           |              |              |  |
| $t_{BA}$                     |              | 35  |              | $t_{BHZ}$       | $\mathbf 0$ |              |              |  |
| $t_{OE}$                     |              | 35  |              | $t_{OHZ}$       | $\Omega$    | 7            |              |  |

**Table 47.2 Asynchronous Page Read AC Characteristics**

## **47.3.2 Asynchronous Write Timing Waveform**

Asynchronous Write Cycle - WE# Controlled



#### *Notes:*

- 1. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes *low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte of whilf assorting our of the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.*
- 2. t<sub>CW</sub> is measured from the CS# going low to the end of write.
- 3. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- 4. t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with CS# or WE# *going high.*
- *5. In asynchronous write cycle, Clock, ADV# and WAIT# signals are ignored.*

### **Figure 47.4 Timing Waveform Of Write Cycle**



### **Table 47.3 Asynchronous Write AC Characteristics**



### **47.3.2.1 Write Cycle 2**

 $MRS# = V_{IH}$ ,  $OE# = V_{IH}$ ,  $WAIT# = High-Z$ ,  $UB# & LB#$  Controlled



#### *Notes:*

- *1. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes in the writh asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for do* low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte<br>operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured
- 2. t<sub>CW</sub> is measured from the CS# going low to the end of write.
- 3. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- 4. t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with CS# or WE# *going high.*
- *5. In asynchronous write cycle, Clock, ADV# and WAIT# signals are ignored.*

#### **Figure 47.5 Timing Waveform of Write Cycle(2)**



#### **Table 47.4 Asynchronous Write AC Characteristics (UB# & LB# Controlled)**



### **47.3.2.1 Write Cycle (Address Latch Type)**

 $MRS# = V_{IH}$ ,  $OE# = V_{IH}$ ,  $WAIT# = High-Z$ ,  $WE#$  Controlled



*Notes:*

- 1. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes *low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for word operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.*
- 2.  $t_{AW}$  is measured from the address valid to the end of write. In this address latch type write timing,  $t_{WC}$  is same as  $t_{AW}$ .
- 3. t<sub>CW</sub> is measured from the CS# going low to the end of write.
- 4. t<sub>BW</sub> is measured from the UB# and LB# going low to the end of write.
- 5. Clock input does not have any affect to the write operation if the parameter t<sub>WLRL</sub> is met.

#### **Figure 47.6 Timing Waveform Of Write Cycle (Address Latch Type)**



### **Table 47.5 Asynchronous Write in Synchronous Mode AC Characteristics**

*Notes:*

*1. Address Latch Type, WE# Controlled.*



### **47.3.1 Asynchronous Write Timing Waveform in Synchronous Mode**

#### **47.3.1.1 Write Cycle (Low ADV# Type)**

 $MRS# = V_{IH}$ ,  $OE# = V_{IH}$ ,  $WAIT# = High-Z$ ,  $WE#$  Controlled



#### *Notes:*

- *1. Low ADV# type write cycle WE# Controlled.*
- *2. A write occurs during the overlap (tWP) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.*
- 3. t<sub>CW</sub> is measured from the CS# going low to the end of write.
- *4. tAS is measured from the address valid to the beginning of write.*
- 5. t<sub>WR</sub> is measured from the end of write to the address change.  $t_{WR}$  is applied in case a write ends with CS# or WE# *going high.*
- 6. Clock input does not have any affect to the write operation if the parameter t<sub>WLRL</sub> is met.

#### **Figure 47.7 Timing Waveform Of Write Cycle (Low ADV# Type)**

#### **Table 47.6 Asynchronous Write in Synchronous Mode AC Characteristics**



*Notes:*

*1. Low ADV# Type, WE# Controlled.*



### **47.3.1.2 Write Cycle (Low ADV# Type)**

 $MRS# = V_{IH}$ ,  $OE# = V_{IH}$ ,  $WAIT# = High-Z$ ,  $UB# & LB#$  Controlled



#### *Notes:*

- *1. Low ADV# type write cycle UB# and LB# Controlled.*
- 2. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte<br>operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>wp</sub> is measured *beginning of write to the end of write.*
- 3. t<sub>CW</sub> is measured from the CS# going low to the end of write.
- *4. tAS is measured from the address valid to the beginning of write.*
- 5. t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with CS# or WE# *going high.*
- 6. Clock input does not have any affect to the write operation if the parameter  $t_{WIR}$  is met.

### **Figure 47.8 Timing Waveform Of Write Cycle (Low ADV# Type)**

#### **Table 47.7 Asynchronous Write in Synchronous Mode AC Characteristics**



*Notes:*

*1. Low ADV# type multiple write, UB#, LB# controlled.*



#### **47.3.1.3 Multiple Write Cycle (Low ADV# Type)**

MRSE =  $V_{IH}$ , OE# =  $V_{IH}$ , WAIT# = High-Z, WE# Controlled\



#### *Notes:*

- *1. Low ADV# type multiple write cycle.*
- 2. A write occurs during the overlap (t<sub>WP</sub>) of low CS# and low WE#. A write begins when CS# goes low and WE# goes *low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS# goes high or WE# goes high. The t<sub>WP</sub> is measured from the beginning of write to the end of write.*
- 3. t<sub>CW</sub> is measured from the CS# going low to the end of write.
- *4. tAS is measured from the address valid to the beginning of write.*
- 5. t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> is applied in case a write ends with CS# or WE# *going high.*
- 6. Clock input does not have any affect on the asynchronous multiple write operation if t<sub>WHP</sub> is shorter than the (Read *Latency - 1) clock duration.*
- *7. tWP(min) = 70ns for continuous write operation over 50 times.*

### **Figure 47.9 Timing Waveform Of Multiple Write Cycle (Low ADV# Type)**

**Table 47.8 Asynchronous Write in Synchronous Mode AC Characteristics**

| <b>Speed</b><br>Symbol<br>Min |             |  | <b>Units</b><br>Symbol |                  |                 | <b>Units</b>    |    |
|-------------------------------|-------------|--|------------------------|------------------|-----------------|-----------------|----|
|                               | Max         |  |                        | Min              | Max             |                 |    |
| t <sub>WC</sub>               | 70          |  |                        | t <sub>WHP</sub> | 5 <sub>ns</sub> | Latency-1 clock |    |
| $t_{\texttt{CW}}$             | 60          |  |                        | ι <sub>AS</sub>  | $\Omega$        |                 |    |
| t <sub>AW</sub>               | 60          |  | ns                     | $\tau_{WR}$      | Ω               |                 | ns |
| t <sub>BW</sub>               | 60          |  |                        | $t_{DW}$         | 30              |                 |    |
| t <sub>WP</sub>               | 55 (note 2) |  |                        | $t_{\sf DH}$     | $\Omega$        |                 |    |

*Notes:*

*1. Low ADV# type multiple write, WE# Controlled.*



# **48 AC Operating Conditions**

# **48.1 Test Conditions (Test Load and Test Input/Output Reference)**

- Input pulse level: 0.2 to  $V_{CC}$ -0.2V
- **Input rising and falling time: 3ns**
- Input and output reference voltage:  $0.5 \times V_{CC}$
- Output load (See Figure  $48.1$ ): CL = 30pF



**Figure 48.1 AC Output Load Circuit**



# **48.2 Synchronous AC Characteristics**



*Note:*  $3.(\frac{V_{CC}}{=} 1.7 - 2.0V, TA = -40 \text{ to } 85 \text{ °C},$  Maximum Main Clock Frequency = 66MHz.

# **48.3 Timing Diagrams**

## **48.3.1 Synchronous Burst Operation Timing Waveform**

Latency = 5, Burst Length = 4 (MRS# =  $V_{H}$ )





**Figure 48.2 Timing Waveform Of Basic Burst Operation**

|                              | <b>Speed</b> |      |              |                     | <b>Speed</b> |     |              |
|------------------------------|--------------|------|--------------|---------------------|--------------|-----|--------------|
| Symbol                       | <b>Min</b>   | Max  | <b>Units</b> | Symbol              | Min          | Max | <b>Units</b> |
|                              | 15           | 200  |              | $t_{AS(B)}$         | O            |     |              |
| $\mathfrak{r}_{\mathsf{BC}}$ |              | 2500 | ns           | $I_{AH(B)}$         |              |     | ns           |
| <sup>T</sup> ADVS            | 5            |      |              | $I_{\text{CSS(B)}}$ | ხ            |     |              |
| <sup>I</sup> ADVH            |              |      |              | <b>LBEADV</b>       |              |     |              |

**Table 48.1 Burst Operation AC Characteristics**



### **48.3.2 Synchronous Burst Read Timing Waveforms**

### **48.3.2.1 Read Timings**

Latency = 5, Burst Length = 4, WP = Low enable (WE# =  $V_{\text{IH}}$ , MRS# =  $V_{\text{IH}}$ ). CS# Toggling Consecutive Burst Read



#### *Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- *2. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)*
- /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge).
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- *4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.*

#### **Figure 48.3 Timing Waveform of Burst Read Cycle (1)**

|                          | <b>Speed</b> |     |              |                  |     | <b>Speed</b> |              |
|--------------------------|--------------|-----|--------------|------------------|-----|--------------|--------------|
| Symbol                   | <b>Min</b>   | Max | <b>Units</b> | <b>Symbol</b>    | Min | Max          | <b>Units</b> |
| t <sub>CSHP</sub>        | 5            |     | ns           | $t_{OHZ}$        |     |              |              |
| $t_{\mathsf{BEL}}$       |              |     | clock        | $t_{\text{BHZ}}$ |     |              |              |
| $\mathfrak{r}_{\rm OEL}$ |              | —   |              | $\tau_{CD}$      |     | 10           |              |
| $t_{BLZ}$                | 5            |     |              | $t_{OH}$         | 3   |              | ns           |
| $t_{OLZ}$                | 5            |     | ns           | t <sub>WL</sub>  |     | 10           |              |
| $t_{HZ}$                 |              | 10  |              | $t_{WH}$         |     | 12           |              |
| $t_{CHZ}$                |              |     |              | $t_{WZ}$         |     | ┑            |              |

**Table 48.2 Burst Read AC Characteristics**



Latency = 5, Burst Length = 4, WP = Low enable (WE# =  $V_{IH}$ , MRS# =  $V_{IH}$ ). CS# Low Holding Consecutive Burst Read



#### *Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- 2. /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) */WAIT High (tWH): Data available (driven by Latency-1 clock)*
- /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge).
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising. 4. The consecutive multiple burst read operation with holding CS# low is possible only through issuing a new ADV# and*
- *address.*
- *5. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.*

### **Figure 48.4 Timing Waveform of Burst Read Cycle (2)**



### **Table 48.3 Burst Read AC Characteristics**



## Latency = 5, Burst Length = 4, WP = Low enable (WE# =  $V_{IH}$ , MRS# =  $V_{IH}$ ). Last data sustaining



#### *Notes:*

- *1. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)*
- /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge).
- *2. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- 3. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.

#### **Figure 48.5 Timing Waveform of Burst Read Cycle (3)**



### **Table 48.4 Burst Read AC Characteristics**

### **48.3.2.1 Write Timings**

Latency = 5, Burst Length = 4, WP = Low enable (OE# =  $V_{\text{IH}}$ , MRS# =  $V_{\text{IH}}$ ). CS# Toggling Consecutive Burst Write



#### *Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- *2. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- 3. /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge)<br>/WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock)<br>/WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS#
- *4. D2 is masked by UB# and LB#.*
- *5. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.*

#### **Figure 48.6 Timing Waveform of Burst Write Cycle (1)**

**Table 48.5 Burst Write AC Characteristics**

|                     | <b>Speed</b> |     |              |                    | <b>Speed</b> |     |              |
|---------------------|--------------|-----|--------------|--------------------|--------------|-----|--------------|
| Symbol              | Min          | Max | <b>Units</b> | Symbol             | Min          | Max | <b>Units</b> |
| $t_{\mathsf{CSHP}}$ | 5            |     |              | t <sub>WHP</sub>   | 5            |     |              |
| $t_{BS}$            | 5            |     |              | $\tau_{DS}$        | 5            |     |              |
| $t_{BH}$            | 5            |     |              | $t_{\mathsf{DHC}}$ | د            |     | ns           |
| $t_{\text{BMS}}$    |              |     | ns           | <b>TWL</b>         |              | 10  |              |
| $t_{\mathsf{BMH}}$  |              |     |              | t <sub>WH</sub>    |              | 12  |              |
| t <sub>WES</sub>    | 5            |     |              | $t_{WZ}$           | –            |     |              |
| t <sub>WEH</sub>    | 5            | —   |              |                    |              |     |              |



Latency = 5, Burst Length = 4, WP = Low enable (OE# =  $V_{IH}$ , MRS# =  $V_{IH}$ ). CS# Low Holding Consecutive Burst Write



#### *Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- *2. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- *3. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)*
	- /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- *4. D2 is masked by UB# and LB#.*
- *5. The consecutive multiple burst read operation with holding CS# low is possible only through issuing a new ADV# and address.*
- 6. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.

## **Figure 48.7 Timing Waveform of Burst Write Cycle (2)**

**Table 48.6 Burst Write AC Characteristics**

|                  | <b>Speed</b> |     | <b>Units</b> |                    | <b>Speed</b><br>Symbol |     | <b>Units</b> |  |
|------------------|--------------|-----|--------------|--------------------|------------------------|-----|--------------|--|
| Symbol           | Min          | Max |              |                    | Min                    | Max |              |  |
| $t_{BS}$         | 5            |     |              | t <sub>WHP</sub>   | 5                      |     |              |  |
| $t_{\sf BH}$     | 5            |     |              | t <sub>DS</sub>    | 5                      |     |              |  |
| t <sub>BMS</sub> |              |     | ns           | $t_{\mathsf{DHC}}$ | 3                      |     | ns           |  |
| $t_{\text{BMH}}$ |              |     |              | t <sub>WL</sub>    |                        | 10  |              |  |
| t <sub>WES</sub> | 5            |     |              | <sup>T</sup> AWL   |                        | 10  |              |  |
| t <sub>WEH</sub> | 5            |     |              | $t_{WH}$           |                        | 12  |              |  |



## **48.3.3 Synchronous Burst Read Stop Timing Waveform**

Latency = 5, Burst Length = 4, WP = Low enable (WE#=  $V_{IH}$ , MRS# =  $V_{IH}$ ).



#### *Notes:*

*1. The new burst operation can be issued only after the previous burst operation is finished.* 

2. /WAIT Low (t<sub>wL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge)<br>/WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock)<br>/WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# h

- 
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- *4. The burst stop operation should not be repeated for over 2.5µs.*

### **Figure 48.8 Timing Waveform of Burst Read Stop by CS#**







## **48.3.4 Synchronous Burst Write Stop Timing Waveform**

Latency = 5, Burst Length = 4, WP = Low enable (OE#=  $V_{IH}$ , MRS# =  $V_{IH}$ ).



#### *Notes:*

*1. The new burst operation can be issued only after the previous burst operation is finished.* 

2. /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge)

- */WAIT High (tWH): Data available (driven by Latency-1 clock)*
- /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- *4. The burst stop operation should not be repeated for over 2.5µs.*

#### **Figure 48.9 Timing Waveform of Burst Write Stop by CS#**



### **Table 48.8 Burst Write Stop AC Characteristics**


#### Latency = 5, Burst Length = 4, WP = Low enable (WE#=  $V_{IH}$ , MRS# =  $V_{IH}$ ). 123456 78910 11 ADV# Address CS# Data out OE# CLK DQ0 \l DQ1 \l DQ1 \l DQ2 \l DQ3 tCD Valid Latency 5  $\frac{1}{2}$  CD<sub>K</sub>  $\frac{1}{2}$   $\frac{1$ tADVS tADVH  $t_{\text{AS}}(B)$   $\rightarrow$  tah(B) tCSS(B) T Don't Care WAIT# tBLZ tBEL  $t$ OEL tOLZ High-Z 0 tWL tWH DQ1 tWZ tOHZ tOLZ tBC tOH LB#, UB# **Indefine**

## **48.3.5 Synchronous Burst Read Suspend Timing Waveform**

#### *Notes:*

- *1. If the clock input is halted during burst read operation, the data output will be suspended. During the burst read suspend period, OE# high drives data output to high-Z. If the clock input is resumed, the suspended data will be output first.*
- 2. /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) */WAIT High (tWH): Data available (driven by Latency-1 clock) /WAIT High-Z (tWZ): Data don't care (driven by CS# high going edge)*
- *3. During the suspend period, OE# high drives DQ to High-Z and OE# low drives DQ to Low-Z. If OE# stays low during suspend period, the previous data will be sustained.*
- *4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.*

 $\frac{t_{OH}}{3}$   $\frac{3}{2}$ 

#### **Figure 48.10 Timing Waveform of Burst Read Suspend Cycle (1)**



ns

 $t_{CD}$  |  $-$  | 10 |  $\frac{1}{10}$  |  $t_{WZ}$  |  $-$  | 7



# **49 Transition Timing Waveform Between Read And Write**

Latency = 5, Burst Length = 4, WP = Low enable (MRS# =  $V_{H}$ ). 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 T CLK tADVS **NOVE** ADV# tADV  $t$ BEADV  $t$ AH(A) tah(B) tAS(A) Address Valid Don't Care Valid  $\frac{1}{1}$ tCSS(B) tAW tBC tCSS(A) t<sub>C</sub>w



#### *Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- *2. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)* /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- *4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.*

## **Figure 49.1 Synchronous Burst Read to Asynchronous Write (Address Latch Type)**

**Table 49.1 Burst Read to Asynchronous Write (Address Latch Type) AC Characteristics**

| Symbol       | <b>Speed</b> |                                 | <b>Units</b> | <b>Symbol</b>     | <b>Speed</b> |     | <b>Units</b> |
|--------------|--------------|---------------------------------|--------------|-------------------|--------------|-----|--------------|
|              | Min          | Max                             |              |                   | Min          | Max |              |
| <b>BEADV</b> |              | $\hspace{0.1mm}-\hspace{0.1mm}$ | ns           | <sup>L</sup> WLRL |              |     | clock        |





#### *Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- 2. /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge)<br>/WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock)<br>/WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS#
- 
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- *4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.*

#### **Figure 49.2 Synchronous Burst Read to Asynchronous Write (Low ADV# Type)**

**Table 49.2 Burst Read to Asynchronous Write (Low ADV# Type) AC Characteristics**

| Symbol             | <b>Speed</b> |                                 | Units | <b>Symbol</b>     | Speed |     | Units |
|--------------------|--------------|---------------------------------|-------|-------------------|-------|-----|-------|
|                    | Min          | Max                             |       |                   | Min   | Max |       |
| <sup>l</sup> BEADV |              | $\hspace{0.1mm}-\hspace{0.1mm}$ | ns    | <sup>L</sup> WLRL |       | _   | clock |



*Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- *2. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)*
	- /WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*

*4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.* 

### **Figure 49.3 Asynchronous Write (Address Latch Type) to Synchronous Burst Read Timing**

**Table 49.3 Asynchronous Write (Address Latch Type) to Burst Read AC Characteristics**

| Symbol            | <b>Speed</b> |     | Units | Symbol | <b>Speed</b> |     | Units |
|-------------------|--------------|-----|-------|--------|--------------|-----|-------|
|                   | Min          | Max |       |        | Min          | Max |       |
| <sup>L</sup> WLRL |              |     | clock |        |              |     |       |





*Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- *2. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)*

*/WAIT High-Z (tWZ): Data don't care (driven by CS# high going edge)*

- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*
- *4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.*

## **Figure 49.4 Asynchronous Write (Low ADV# Type) to Synchronous Burst Read Timing**

**Table 49.4 Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics**

| Symbol            | <b>Speed</b> |     | Units | Symbol            | <b>Speed</b> |     | Units |
|-------------------|--------------|-----|-------|-------------------|--------------|-----|-------|
|                   | <b>Min</b>   | Max |       |                   | Min          | Max |       |
| <sup>T</sup> WLRL |              |     | clock | <sup>I</sup> ADHP |              | _   | ns    |





#### *Notes:*

- *1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*
- *2. /WAIT Low (tWL or tAWL): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (tWH): Data available (driven by Latency-1 clock)*
	- */WAIT High-Z (tWZ): Data don't care (driven by CS# high going edge)*
- *3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*

*4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.* 

### **Figure 49.5 Synchronous Burst Read to Synchronous Burst Write Timing**









*1. The new burst operation can be issued only after the previous burst operation is finished. For the new burst operation, tBEADV should be met.*

2. /WAIT Low (t<sub>WL</sub> or t<sub>AWL</sub>): Data not available (driven by CS# low going edge or ADV# low going edge) /WAIT High (t<sub>WH</sub>): Data available (driven by Latency-1 clock)<br>/WAIT High-Z (t<sub>WZ</sub>): Data don't care (driven by CS# high going edge)

*3. Multiple clock risings are allowed during low ADV# period. The burst operation starts from the first clock rising.*

*4. Burst Cycle Time (t<sub>BC</sub>) should not be over 2.5µs.* 

#### **Figure 49.6 Synchronous Burst Write to Synchronous Burst Read Timing**

**Table 49.6 Asynchronous Write (Low ADV# Type) to Burst Read AC Characteristics**





## **50 Revisions**

## **Revision A (February 1, 2004)**

Initial Release

## **Revision A1 (February 9, 2005)**

Updated document to include Burst Speed of 66 Mhz

Updated Publication Number

## **Revision A2 (April 11, 2005)**

Updated Product Selector Guide and Ordering Information tables

## **Revision A3 (May 13, 2005)**

Updated the entire utRAM module

## **Revision A4 (September 15, 2005)**

Added 128-MB module.

#### *Colophon*

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion LLC will not be liable to you and/or any third party for any claims or damages arising in connection with abovementioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

#### *Trademarks and Notice*

The contents of this document are subject to change without notice. This document may contain information on a Spansion LLC product under development by Spansion LLC. Spansion LLC reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion LLC assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright ©2004-2005 Spansion LLC. All rights reserved. Spansion, the Spansion logo, and MirrorBit are trademarks of Spansion LLC. Other company and product names used in this publication are for identification purposes only and may be trademarks of their respective companies.