

M36P0R9070E0

512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash Memory 128 Mbit (Burst) PSRAM, 1.8V Supply, Multi-Chip Package


PRELIMINARY DATA

Features summary

- Multi-chip package
 - 1die of 512 Mbit (32Mb x 16, Multiple Bank, Multi-Level, Burst) Flash Memory
 - 1 die of 128Mbit (8Mb x16) PSRAM
- Supply voltage
 - $V_{DDF} = V_{CCP} = V_{DDQ} = 1.7 \text{ to } 1.95 \text{V}$
 - V_{PPF} = 9V for fast program (12V tolerant)
- Electronic signature
 - Manufacturer Code: 20h
 - Device Code: 8819
- Package
 - ECOPACK®

Flash memory

- Synchronous / asynchronous read
 - Synchronous Burst Read mode: 108MHz, 66MHz
 - Asynchronous Page Read mode
 - Random Access: 93ns
- Programming time
 - 4µs typical Word program time using Buffer Enhanced Factory Program command
- Memory organization
 - Multiple Bank Memory Array: 64 Mbit Banks
 - Four Extended Flash Array (EFA) Blocks of 64 Kbits
- Dual operations
 - program/erase in one Bank while read in others
 - No delay between read and write operations



- Security
 - 2112-bit user programmable OTP Cells
 - 64-bit unique device number
- 100,000 program/erase cycles per block
- Block locking
 - All Blocks locked at power-up
 - Any combination of Blocks can be locked with zero latency
 - WP_F for Block Lock-Down
 - Absolute Write Protection with V_{PPF} = V_{SS}
- Common Flash Interface (CFI)

PSRAM

- Access time: 70ns
- Asynchronous Page Read
 - Page Size: 4, 8 or 16 Words
 - Subsequent read within page: 20ns
- Low power features
 - Partial Array Self Refresh (PASR)
 - Deep Power-Down mode (DPD)
- Synchronous Burst Read/Write

Rev. 1 1/26

Contents

1	Sum	mary description
2	Sign	al descriptions 9
	2.1	Address inputs (A0-A24)
	2.2	Data input/output (DQ0-DQ15)
	2.3	Latch Enable (L) 9
	2.4	Clock (K)
	2.5	Wait (WAIT)
	2.6	Flash Chip Enable input ($\overline{\mathbb{E}}_{F}$)
	2.7	Flash Output Enable inputs (G _F)
	2.8	Flash Write Enable (\overline{W}_{F})
	2.9	Flash Write Protect (WP _F)10
	2.10	Flash Reset (RP _F)
	2.11	PSRAM Chip Enable input (Ep)11
	2.12	PSRAM Write Enable (W _P)
	2.13	PSRAM Output Enable ($\overline{\mathbb{G}}_{P}$)
	2.14	PSRAM Upper Byte Enable (UB _P) 11
	2.15	PSRAM Lower Byte Enable (\overline{LB}_P)
	2.16	PSRAM Configuration Register Enable (CR _P)
	2.17	Deep Power-Down input (DPD _F)
	2.18	V _{DDF} Supply Voltages
	2.19	V _{CCP} Supply Voltage
	2.20	V _{DDQ} Supply Voltage
	2.21	V _{PPF} Program Supply Voltage
	2.22	V _{SS} Ground
3	Func	tional description
4	Maxi	mum rating
5	DC a	nd AC parameters

M36P0R9070E0

6	Package mechanical
7	Part numbering2
8	Revision history

List of tables

Table 1.	Logic Diagram	6
Table 2.	Signal Names	7
Table 3.	Main Operating Modes	15
Table 4.	Absolute Maximum Ratings	
Table 5.	Operating and AC Measurement Conditions	17
Table 6.	Capacitance	18
Table 7.	Flash Memory DC Characteristics - Currents	19
Table 8.	Flash Memory DC Characteristics - Voltages	20
Table 9.	PSRAM DC Characteristics	21
Table 10.	Stacked TFBGA107 8x11mm - 9x12 active ball array, 0.8mm pitch, package data	23
Table 11.	Ordering Information Scheme	24
Table 12.	Document revision history	25



M36P0R9070E0

List of figures

Figure 1.	TFBGA Connections (Top view through package)	. 8
Figure 2.	Functional Block Diagram	14
Figure 3.	AC Measurement I/O Waveform	17
Figure 4.	AC Measurement Load Circuit	18
Figure 5.	TFBGA107 8x11mm - 9x12 active ball array, 0.8mm pitch, package outline	22



1 Summary description M36P0R9070E0

1 Summary description

The M36P0R9070E0 combines two memory devices in one Multi-Chip Package:


- 512-Mbit Multiple Bank Flash memory (the M58PR512J).
- 128 Mbit PSRAM (the M69KB128AA).

This datasheet should be read in conjunction with the M58PR512J and M69KB128AA datasheets, which are available from *www.st.com*.

Recommended operating conditions do not allow more than one memory to be active at the same time.

The memory is offered in a Stacked TFBGA107 package. It is supplied with all the bits erased (set to '1').

Table 1. Logic Diagram




M36P0R9070E0 1 Summary description

Table 2. Signal Names

A0-A24 ⁽¹⁾	Address Inputs
DQ0-DQ15	Common Data Input/Output
V_{DDQ}	Common Flash and PSRAM Power Supply for I/O Buffers
V _{PPF}	Flash Memory Optional Supply Voltage for Fast Program & Erase
V _{DDF}	Flash Memory Power Supply
V _{CCP}	PSRAM Power Supply
V _{SS}	Ground
Ī	Latch Enable input
К	Burst Clock
WAIT	Wait Output
NC	Not Connected Internally
DU	Do Not Use as Internally Connected
Flash Memory	
Ē _F	Chip Enable input
Ḡ _F	Output Enable Input
$\overline{\mathbb{W}}_{F}$	Write Enable input
RP _F	Reset input
WP _F	Write Protect input
DPD _F	Deep Power-Down
PSRAM	
Ē _P	Chip Enable Input
Ḡ _P	Output Enable Input
$\overline{\mathbb{W}}_{P}$	Write Enable Input
CR _P	Configuration Register Enable Input
ŪB _P	Upper Byte Enable Input
ŪB _P	Lower Byte Enable Input
•	

Note: 1 A23-A24 are Address Inputs for the Flash memory component only.

1 Summary description M36P0R9070E0



M36P0R9070E0 2 Signal descriptions

2 Signal descriptions

See *Table 1., Logic Diagram* and *Table 2., Signal Names*, for a brief overview of the signals connected to this device.

2.1 Address inputs (A0-A24)

Addresses A0-A22 are common inputs for the Flash memory and PSRAM components. Addresses A23 and A24 are inputs for Flash memory components only. The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine. The Flash memory is accessed through the Chip Enable signal ($\overline{\mathbb{E}}_P$) and through the Write Enable signal ($\overline{\mathbb{W}}_P$), while the PSRAM is accessed through the Chip Enable signal ($\overline{\mathbb{E}}_P$) and the Write Enable signal ($\overline{\mathbb{W}}_P$).

 \overline{E}_F Low, and \overline{E}_P must not be Low at the same time.

2.2 Data input/output (DQ0-DQ15)

The Data I/O output the data stored at the selected address during a Bus Read operation or input a command or the data to be programmed during a Bus Write operation.

For the PSRAM component, the upper Byte Data Inputs/Outputs (DQ8-DQ15) carry the data to or from the upper part of the selected address when Upper Byte Enable ($\overline{\text{UB}}_{P}$) is driven Low. The lower Byte Data Inputs/Outputs (DQ0-DQ7) carry the data to or from the lower part of the selected address when Lower Byte Enable ($\overline{\text{LB}}_{P}$) is driven Low. When both $\overline{\text{UB}}_{P}$ and $\overline{\text{LB}}_{P}$ are disabled, the Data Inputs/ Outputs are high impedance.

2.3 Latch Enable (\overline{L})

The Latch Enable pin is common to the Flash memory and PSRAM components.

For details of how the Latch Enable signal behaves, please refer to the datasheets of the respective memory components: M69KB128AA for the PSRAM and M58PR512J for the Flash memory.

2.4 Clock (K)

The Clock input pin is common to the Flash memory and PSRAM components.

For details of how the Clock signal behaves, please refer to the datasheets of the respective memory components: M69KB128AA for the PSRAM and M58PR512J for the Flash memory.

5//

2 Signal descriptions M36P0R9070E0

2.5 Wait (WAIT)

WAIT is an output pin common to the Flash memory and PSRAM components. However the WAIT signal does not behave in the same way for the PSRAM and the Flash memory.

For details of how it behaves, please refer to the M69KB128AA datasheet for the PSRAM and to the M58PR512J datasheet for the Flash memory.

2.6 Flash Chip Enable input (\overline{E}_F)

The Flash Chip Enable input activates the control logic, input buffers, decoders and sense amplifiers of the Flash memory component selected. When Chip Enable is Low, V_{IL} , and Reset is High, V_{IH} , the device is in active mode. When Chip Enable is at V_{IH} the corresponding Flash memory are deselected, the outputs are high impedance and the power consumption is reduced to the standby level.

It is not allowed to have \overline{E}_F at V_{IL} and \overline{E}_P at V_{IL} at the same time. Only one memory component can be enabled at a time.

2.7 Flash Output Enable inputs (\overline{G}_F)

The Output Enable pins control the data outputs during Flash memory Bus Read operations.

2.8 Flash Write Enable (\overline{W}_F)

The Write Enable controls the Bus Write operation of the Flash memory Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

2.9 Flash Write Protect (WP_F)

Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is Low, V_{IL} , Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at High, V_{IH} , Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (See the Lock Status Table in the M58PR512J datasheet).

2.10 Flash Reset (RP_F)

The Reset input provides a hardware reset of the Flash memories. When Reset is at V_{IL} , the memory is in Reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current I_{DD2} . Refer to *Table 7., Flash Memory DC Characteristics - Currents*, for the value of I_{DD2} . After Reset all blocks are in the Locked state and the Configuration Register is reset. When Reset is at V_{IH} , the device is in normal operation. Exiting Reset mode the device enters Asynchronous Read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

577

M36P0R9070E0 2 Signal descriptions

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to V_{RPH} (refer to *Table 8., Flash Memory DC Characteristics - Voltages*).

2.11 PSRAM Chip Enable input (\overline{E}_P)

The Chip Enable input activates the PSRAM when driven Low (asserted). When deasserted (V_{IH}) , the device is disabled, and goes automatically in low-power Standby mode or Deep Power-down mode.

2.12 PSRAM Write Enable (\overline{W}_P)

Write Enable, \overline{W}_{P} controls the Bus Write operation of the PSRAM. When asserted (V_{IL}), the device is in Write mode and Write operations can be performed either to the configuration registers or to the memory array.

2.13 PSRAM Output Enable (\overline{G}_P)

Output Enable, \overline{G}_P provides a high speed tri-state control, allowing fast read/write cycles to be achieved with the common I/O data bus.

2.14 PSRAM Upper Byte Enable (UB_P)

The Upper Byte En-able, $\overline{\text{UB}}_{\text{P}}$ gates the data on the Upper Byte Data Inputs/Outputs (DQ8-DQ15) to or from the upper part of the selected address during a Write or Read operation.

2.15 PSRAM Lower Byte Enable (LB_P)

The Lower Byte Enable, \overline{LB}_P gates the data on the Lower Byte Data Inputs/Outputs (DQ0-DQ7) to or from the lower part of the selected address during a Write or Read operation.

If both \overline{LB}_P and \overline{UB}_P are disabled (High) during an operation, the device will disable the data bus from receiving or transmitting data. Although the device will seem to be deselected, it remains in an active mode as long as \overline{E}_P remains Low.

2.16 PSRAM Configuration Register Enable (CR_P)

When this signal is driven High, V_{IH} , Write operations load either the value of the Refresh Configuration Register (RCR) or the Bus configuration register (BCR).

2 Signal descriptions M36P0R9070E0

2.17 Deep Power-Down input (DPD_F)

The Deep Power-Down input is used to place the device in a Deep Power-Down mode. When the device is in Deep Power-Down mode, the memory cannot be modified and data is protected.

For further details on how the Deep Power-Down input signal works, please refer to the M58PR512J datasheet.

2.18 V_{DDF} Supply Voltages

V_{DDF} provides the power supply to the internal cores of the Flash memory. It is the main power supply for all Flash memory operations (Read, Program and Erase).

2.19 V_{CCP} Supply Voltage

 V_{CCP} provides the power supply to the internal core of the PSRAM device. It is the main power supply for all PSRAM operations.

2.20 V_{DDQ} Supply Voltage

 V_{DDQ} provides the power supply for the Flash memory and PSRAM I/O pins. This allows all Outputs to be powered independently of the Flash memory and SRAM core power supplies, V_{DDE} and V_{CCP}

2.21 V_{PPF} Program Supply Voltage

V_{PPF} is both a control input and a power supply pin for the Flash memory. The two functions are selected by the voltage range applied to the pin.

If V_{PPF} is kept in a low voltage range (0V to V_{DDQ}) V_{PPF} is seen as a control input. In this case a voltage lower than V_{PPLK} gives an absolute protection against Program or Erase, while $V_{PPF} > V_{PP1}$ enables these functions (see Tables 7 and 8, Flash Memory DC Characteristics for the relevant values). V_{PPF} is only sampled at the beginning of a Program or Erase; a change in its value after the operation has started does not have any effect and Program or Erase operations continue.

If V_{PPF} is in the range of V_{PPH} it acts as a power supply pin. In this condition V_{PPF} must be stable until the Program/Erase algorithm is completed.

M36P0R9070E0 2 Signal descriptions

2.22 V_{SS} Ground

 V_{SS} is the common ground reference for all voltage measurements in the Flash (core and I/O Buffers) and PSRAM chips. It must be connected to the system ground.

Note:

Each Flash memory device in a system should have their supply voltage (V_{DDF}) and the program supply voltage V_{PPF} decoupled with a 0.1 μ F ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See Figure 4., AC Measurement Load Circuit. The PCB track widths should be sufficient to carry the required V_{PPF} program and erase currents.




3 Functional description M36P0R9070E0

3 Functional description

The PSRAM and Flash memory components have separate power supplies but share the same grounds. They are distinguished by two Chip Enable inputs: \overline{E}_F for Flash and \overline{E}_P for the PSRAM.

Recommended operating conditions do not allow more than one device to be active at a time. The most common example is a simultaneous read operations on the Flash memory and the PSRAM which would result in a data bus contention. Therefore it is recommended to put the other devices in the high impedance state when reading the selected device.

Figure 2. Functional Block Diagram



M36P0R9070E0 3 Functional description

Table 3. Main Operating Modes

Table 5. Ivial	орс	atilig											
Operation	\overline{E}_F	\overline{G}_{F}	\overline{W}_{F}	Ī _F	\overline{RP}_F	WAIT _F ⁽⁴⁾	Е _Р	CRP	\overline{G}_{P}	\overline{W}_{P}	$\overline{LB}_{P},\overline{UB}_{P}$	DQ15-DQ0	
Flash Read	V _{IL}	V_{IL}	V _{IH}	V _{IL} ⁽²⁾	V _{IH}					Flash Data Out			
Flash Write	V _{IL}	V_{IH}	V_{IL}	$V_{IL}^{(2)}$	V _{IH}			PSRAM must be disabled. Only one Flash memory can be					
Flash Address Latch	V _{IL}	Х	V _{IH}	V _{IL}	V _{IH}			ena	Flash Data Out or Hi-Z (3)				
Flash Output Disable	V_{IL}	V _{IH}	V _{IH}	Х	V _{IH}							Hi-Z	
Flash Standby	V_{IH}	Х	Х	Х	V _{IH}	Hi-Z	Any PSRAM mode is allowed.		Any PSRAM mode is allowed.				
Flash Reset	Х	Х	Х	Х	V _{IL}	Hi-Z	Flash	memo	Hi-Z				
Flash Deep Power-Down	V _{IH}	Х	Х	Х	V _{IH}	Hi-Z						Hi-Z	
PSRAM Read					•		V _{IL}	V _{IL}	V _{IL}	V _{IH}	V _{IL}	PSRAM data out	
PSRAM Write	F	lash m	emorie	es must	be dis	abled	V_{IL}	V _{IL}	Χ	V _{IL}	V_{IL}	PSRAM data in	
PSRAM Read Configuration Register	Flash memories must be disabled						V _{IL}	V _{IH}	V _{IL}	V _{IH}	V_{IL}	PSRAM data out	
PSRAM Standby	Any Flash memory mode is allowed. Only one Flash memory can be enabled at a				•	V _{IH}	V _{IL}	Х	Х	Х	Hi-Z		
PSRAM Deep Power-Down	0110	1 103111		time	Jo Gria	oiou ai a	V _{IH}	Х	Х	Х	Х	Hi-Z	

Note: 1 X = Don't care

² \overline{L}_F can be tied to V_{IH} if the valid address has been previously latched

³ Depends on $\overline{\mathsf{G}}_{\mathsf{F}}$

⁴ WAIT_F signal polarity is configured using the Set Configuration Register command. See the M58PR512J datasheet for details.

4 Maximum rating M36P0R9070E0

4 Maximum rating

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 4. Absolute Maximum Ratings

Symbol	Parameter	Val	Unit	
Symbol	Falanielei	Min	Max	Oilit
T _A	Ambient Operating Temperature	-30	85	°C
T _{BIAS}	Temperature Under Bias	-30	85	°C
T _{STG}	Storage Temperature	-65	125	°C
V _{IO}	Input or Output Voltage	-0.2	2.45	V
V_{DD}	Supply Voltage	-0.2	2.45	V
V_{DDQ}	Input/Output Supply Voltage	-0.2	2.45	V
V _{PP}	Program Voltage	-1.0	12.6	V
I _O	Output Short Circuit Current		100	mA
t _{VPPH}	Time for V _{PP} at V _{PPH}		100	hours


5 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in *Table 5., Operating and AC Measurement Conditions*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 5. Operating and AC Measurement Conditions

Parameter	Flash N	Memory	PSF	Unit	
Farameter	Min	Max	Min	Мах	
V _{CCP} Supply Voltage	1.7	1.95	1.7	1.95	V
V _{DDF} Supply Voltage	1.7	1.95	1.7	1.95	V
V _{DDQ} Supply Voltage	1.7	1.95	1.7	1.95	V
V _{PPF} Supply Voltage (Factory environment)	8.5	9.5	-	-	V
V _{PPF} Supply Voltage (Application environment)	-0.4	V _{DDQ} +0.4	_	_	V
Ambient Operating Temperature	-30	85	-30	85	°C
Load Capacitance (C _L)	3	80	30		pF
Impedance Output (Z ₀)	50			Ω	
Output Circuit Protection Resistance (R)	50			Ω	
Input Rise and Fall Times		3			ns
Input Pulse Voltages	0 to '	V_{DDQ}	0 to V _{DDQ}		V
Input and Output Timing Ref. Voltages	V _{DI}	_{DQ} /2	V _{D[}	_{DQ} /2	V

Figure 3. AC Measurement I/O Waveform



5 DC and AC parameters M36P0R9070E0

Figure 4. AC Measurement Load Circuit




Table 6. Capacitance

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V		14	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		14	pF

^{1.} Sampled only, not 100% tested.

Table 7. Flash Memory DC Characteristics - Currents

$\begin{array}{ c c c c }\hline I_{LI} & Input Leakage Current & 0V \leq V_{IN} \leq V_{DDQ} & \pm 2 \\ \hline I_{LO} & Output Leakage Current & 0V \leq V_{OUT} \leq V_{DDQ} & \pm 2 \\ \hline & Supply Current & \overline{E}_F = V_{IL}, \overline{G}_F = V_{IH} & 25 & 36 \\ \hline & Supply Current & 11 & 15 \\ \hline & Supply Current & 11 & 15 \\ \hline & Supply Current & 16 Word & 19 & 26 \\ \hline & Supply Current & 16 Word & 19 & 26 \\ \hline & Supply Current & 16 Word & 23 & 36 \\ \hline & Supply Current & 16 Word & 24 & 36 \\ \hline & Supply Current & 16 Word & 25 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Supply Current & 16 Word & 26 & 36 \\ \hline & Suppl$	μΑ mA mA mA
$I_{DD1} = \begin{bmatrix} Supply Current \\ Asynchronous Read (f=5MHz) \\ Supply Current \\ Page Read (f=13MHz) \\ Supply Current \\ Synchronous Read (f=66MHz) \\ \hline \\ Supply Current \\ Synchronous Read (f=66MHz) \\ \hline \\ Supply Current \\ Synchronous Read (f=108MHz) \\ \hline \\ Supply Current \\ Synchronous Read (f=108MHz) \\ \hline \\ Supply Current \\ Synchronous Read (f=108MHz) \\ \hline \\ Supply Current (Reset) \\ \hline \\ I_{DD2} = Supply Current (Reset) \\ \hline \\ I_{DD3} = Supply Current (Standby) \\ \hline \\ I_{DD4} = Supply Current (Automatic Standby) \\ \hline \\ I_{DD5}^{(1)} = V_{DDF} \pm 0.2V \\ \hline \\ Supply Current (Deep Power Down) \\ \hline \\ Supply Current (Program) \\ \hline \end{bmatrix} \begin{bmatrix} V_{PPF} = V_{PPH} \\ V_{PPF} = V_{DDF} \\ V_{PPF} = V_{DDF} \\ \end{bmatrix} \begin{bmatrix} V_{PPF} = V_{PPH} \\ V_{PPF} = V_{DDF} \\ \end{bmatrix} \begin{bmatrix} V_{PPF} = V_{PPH} \\ V_{PPF} = V_{DDF} \\ \end{bmatrix} \begin{bmatrix} V_{PPF} = V_{PPH} \\ V_{PPF} = V_{DDF} \\ \end{bmatrix} \begin{bmatrix} V_{PPF} = V_{PPH} \\ V_{PPF} = V_{DDF} \\ \end{bmatrix} \begin{bmatrix} V_{PPF} = V_{DDF} \\ V_{PPF} = V_{DDF} \\ \end{bmatrix} \begin{bmatrix} V_{PPF} = V_{DDF} \\ V_{PPF} = V_{DDF} \\ \end{bmatrix} \begin{bmatrix} V_{PPF} = V_{DDF} \\ V_{PPF} = V_{DDF} \\ \end{bmatrix} \begin{bmatrix} V_{PPF} = V_{DDF} \\ V_{PPF} = V_{DDF} \\ \end{bmatrix} \begin{bmatrix} V_{PPF} = V_{DDF} \\ V_{PPF} = V_{DDF} \\ \end{bmatrix} \begin{bmatrix} V_{PPF} = V_{DDF} \\ \end{bmatrix} \begin{bmatrix} V_{PPF} = V_{DDF} \\ V_{PPF} = V_{DDF} \\ \end{bmatrix} \begin{bmatrix} V_{PPF} =$	mA mA mA
$I_{DD1} = \begin{bmatrix} A_{Synchronous Read (f=5MHz)} & E_{F} = V_{IL}, G_{F} = V_{IH} & 25 & 36 \\ Supply Current & 11 & 15 \\ Supply Current & 8 Word & 22 & 32 \\ Supply Current & 16 Word & 19 & 26 \\ Supply Current & 16 Word & 26 & 36 \\ Supply Current & 16 Word & 23 & 36 \\ Supply Current & 16 Word & 23 & 36 \\ Supply Current & 16 Word & 23 & 36 \\ \hline & & & & & & & & & & & & & & & & & &$	5 mA 2 mA
$I_{DD1} = \begin{array}{c} Page \ Read \ (f=13MHz) \\ Supply \ Current \\ Synchronous \ Read \ (f=66MHz) \\ \hline \\ Supply \ Current \\ Synchronous \ Read \ (f=66MHz) \\ \hline \\ Supply \ Current \\ Supply \ Current \\ Supply \ Current \\ Supply \ Current \ (f=108MHz) \\ \hline \\ \hline \\ I_{DD2} = \begin{array}{c} Supply \ Current \ (Reset) \\ \hline \\ I_{DD3} = \begin{array}{c} Supply \ Current \ (Reset) \\ \hline \\ I_{DD4} = \begin{array}{c} Supply \ Current \ (Standby) \\ \hline \\ I_{DD5} = \begin{array}{c} I_{DD5} \pm 0.2V \\ \hline \\ I_{DD5} = \begin{array}{c} Supply \ Current \ (Automatic \ Standby) \\ \hline \\ I_{DD5} = \begin{array}{c} I_{DD5} \pm 0.2V \\ \hline \\ I_{DD5} = \begin{array}{c} I_{DD4} \\ \hline \\ I_{DD5} = \begin{array}{c} I_{DD5} + 0.2V \\ \hline \\ I_{DD5} = \begin{array}{c} I_{D5} + 0.2V \\ \hline \\ I_{D5} = 0.2V \\ \hline \\ I_{D5}$	2 mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
	i mA
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	
I _{DD5} ⁽¹⁾ Supply Current (Deep Power Down) 2 36 Supply Current (Program) V _{PPF} = V _{PPH} 35 56 V _{PPF} = V _{DDF} 35 56	
Supply Current (Program)	- '
Supply Current (Program) V _{PPF} = V _{DDF} 35 50) μΑ
V _{PPF} = V _{DDF} 35 50) mA
) mA
I_{DD6} (2) Supply Current (Erase) $V_{PPF} = V_{PPH}$ 35 50) mA
VPPF - VDDF 33 30) mA
Supply Current (Blank Check) VPPF = VPPH 35 50) mA
$V_{PPF} = V_{DDF} $ 35 50) mA
Program/Erase in one Bank, Asynchronous Read in another Bank Supply Current) mA
I _{DD7} (2)(3) Supply Current (Dual Operations) Program/Erase in one Bank, Synchronous Read (Continuous 65 f=66MHz) in another Bank	2 mA
$I_{DD8}^{(2)}$ Supply Current Program/ Erase Suspended (Standby) $\overline{E}_F = V_{DDF} \pm 0.2V$ 512 Mbit 50	0 μΑ
V _{PPF} = V _{PPH} 8 22	2 mA
V_{PPF} Supply Current (Program) $V_{PPF} = V_{DDF}$ 0.05 0.	1 μΑ
V _{PPF} = V _{PPH} 8 22	2 mA
V_{PPF} Supply Current (Erase) $V_{PPF} = V_{DDF}$ 0.05 0.	1 μA
I _{PP2} V _{PPF} Supply Current (Read) V _{PP F} ≤V _{DDF} 2 15	5 µA
I _{PP3} ⁽²⁾ V _{PPF} Supply Current (Standby, Program/Erase Suspend) V _{PPF} ≤V _{DDF} 0.2 5	μΑ
V _{PPF} = V _{PPH} 0.05 0.	1
I_{PP4} V_{PPF} Supply Current (Blank Check) $V_{PPF} = V_{PP1}$ 0.05 0.	1 mA

^{1.} The DPD current is measured 40µs after entering the Deep Power Down mode.



^{2.} Sampled only, not 100% tested.

^{3.} V_{DDF} Dual Operation current is the sum of read and program or erase currents.

5 DC and AC parameters M36P0R9070E0

Table 8. Flash Memory DC Characteristics - Voltages

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V _{IL}	Input Low Voltage		0		0.4	V
V _{IH}	Input High Voltage		V _{DDQ} -0.4		V _{DDQ} + 0.4	V
V _{OL}	Output Low Voltage	I _{OL} = 100μA			0.1	V
V _{OH}	Output High Voltage	$I_{OH} = -100 \mu A$	V _{DDQ} -0.1			V
V _{PP1}	V _{PPF} Program Voltage-Logic	Program, Erase	1.1	1.8	3.3	V
V _{PPH}	V _{PPF} Program Voltage Factory	Program, Erase	8.5	9.0	9.5	V
V _{PPLK}	Program or Erase Lockout				0.4	V
V _{LKO}	V _{DDF} Lock Voltage		1			V
V _{RPH}	RP _F pin Extended High Voltage				3.3	V
V _{LKOQ}	V _{DDQ} Lock Voltage		0.9			V

Table 9. PSRAM DC Characteristics

Symbol	Parameter	Refreshed Array	Test Conditions		Min.	Тур.	Max.	Unit
V _{OH} ⁽³⁾	Output High Vo	Itage	$I_{OH} = -0.2m$	A	0.8V _{DDQ}			V
V _{OL} ⁽³⁾	Output Low Vol	tage	I _{OL} = 0.2mA	1			0.2V _{DDQ}	V
V _{IH} ⁽¹⁾	Input High Volta	age			V _{DDQ} -0.4		V _{DDQ} + 0.2	V
V _{IL} ⁽²⁾	Input Low Volta	ge			-0.2		0.4	V
I _{LI}	Input Leakage	Current	$V_{IN} = 0$ to V_{DI}	DQ .			1	μΑ
I _{LO}	Output Leakage	e Current	$\overline{G}_{P} = V_{IH} \text{ or } \overline{E}_{P} :$	= V _{IH}			1	μΑ
I _{CC1} ⁽⁴⁾	Asynchronous Read/Write		$V_{IN} = 0V \text{ or } V_{DDQ},$	70ns			25	mA
1001	Random at t _{RC}	min	$I_{OUT} = 0mA, \overline{E}_P = V_{IL}$	85ns			22	mA
I _{CC2} (4)	Asynchronous	Page Read	$V_{IN} = 0V \text{ or } V_{DDQ}$	70ns			15	mA
.002(1)	7 to y norm of rodo	r ago rtoad	$I_{OUT} = 0mA, \overline{E}_P = V_{IL}$	85ns			12	mA
	Duret Initial De	م ما ۱۸۸۸ تا م	V _{IN} = 0V or V _{DDQ}	104MHz			35	mA
I _{CC3} (4)	Burst, Initial Read/Write Access		$I_{OUT} = 0 \text{mA}, \overline{E}_P = V_{IL}$	80MHz			30	mA
			001 - 7 F IL	66MHz			25	mA
		$V_{IN} = 0V \text{ or } V_{DDQ}$	104MHz			30	mA	
I _{CC4R} (4)	Continuous Bui	rst Read	$I_{OUT} = 0 \text{mA}, \overline{E}_P = V_{IL}$	80MHz			25	mA
			001	66MHz			20	mA
loo w/A			V _{IN} = 0V or V _{DDQ}	104MHz			35	mA
I _{CC4W} (4	Continuous Burst Write		$I_{OUT} = 0 \text{mA}, \overline{E}_P = V_{IL}$	80MHz			30	mA
,			66MHz				25	mA
		Full Array					200	μΑ
	Partial Array Refresh	1/2 Array	$V_{IN} = 0V \text{ or } V_{D}$	חחח			170	μA
I _{PASR} ⁽⁴⁾	Standby	1/4 Array	$\overline{E}_{P} = V_{DDQ}$				155	μΑ
	Current	1/8 Array	. 554				150	μΑ
		None					140	μΑ
I _{SB} ⁽⁵⁾	Standby Currer	nt	$V_{IN} = 0V \text{ or } V_{E}$ $\overline{E}_{P} = V_{DDQ}$				200	μA
I _{CCPD}	Deep-Power Do	own Current	$V_{IN} = 0V \text{ or } V_{D}$ $V_{CCP} V_{DDQ} = 1.95V;$			3	10	μA

^{1.} Input signals may overshoot to $V_{\mbox{\scriptsize DDQ}}$ + 1.0V for periods of less than 2ns during transitions.

I_{SB} maximum value is measured at +85°C with PAR set to Full Array. In order to achieve low standby current, all inputs
must be driven either to V_{DDQ} or V_{SSQ}. I_{SB} might be slightly higher for up to 500ms after Power-up, or when entering
Standby mode.



^{2.} Output signals may undershoot to $V_{\mbox{\footnotesize SS}}$ – 1.0V for periods of less than 2ns during transitions.

^{3.} BCR5-BCR4 = 01 (default settings).

^{4.} This parameter is specified with all outputs disabled to avoid external loading effects. The user must add the current required to drive output capacitance expected for the actual system.

6 Package mechanical M36P0R9070E0

6 Package mechanical

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second-level interconnect. The category of Second-Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.




Figure 5. TFBGA107 8x11mm - 9x12 active ball array, 0.8mm pitch, package outline

1. Drawing is not to scale.


M36P0R9070E0 6 Package mechanical

Table 10. Stacked TFBGA107 8x11mm - 9x12 active ball array, 0.8mm pitch, package data

Symbol	millimeters			inches		
	Тур	Min	Max	Тур	Min	Max
Α			1.20			0.047
A1		0.20			0.008	
A2	0.85			0.033		
b	0.35	0.30	0.40	0.014	0.012	0.016
D	8.00	7.90	8.10	0.315	0.311	0.319
D1	6.40			0.252		
ddd			0.10			0.004
Е	11.00	10.90	11.10	0.433	0.429	0.437
E1	8.80			0.346		
е	0.80			0.031		
FD	0.80			0.031		
FE	1.10			0.043		
SE	0.40			0.016		

7 Part numbering M36P0R9070E0

7 Part numbering



Blank = Standard Packing

E = ECOPACK® Package, Standard packing

F = ECOPACK® Package, Tape & Reel packing

Note: Devices are shipped from the factory with the memory content bits erased to '1'. For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

M36P0R9070E0 8 Revision history

8 Revision history

Table 12. Document revision history

Date	Revision	Changes
28-Nov-2005	1	Initial release.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

57