

#### M36P0R9060N0

512 Mbit (x16, Multiple Bank, Multi-Level, Burst) Flash memory 64 Mbit (Burst) PSRAM, 1.8V supply, Mux I/O, Multi-Chip Package


**Preliminary Data** 

#### Feature summary

- Multi-Chip Package
  - 1 die of 512 Mbit (32Mb x 16, Multiple Bank, Multi-Level, Burst) Flash memory
  - 1 die of 64 Mbit (4Mb x16) PSRAM
- Supply voltage
  - $-V_{DDF} = V_{CCP} = V_{DDQ} = 1.7 \text{ to } 1.95 \text{V}$
  - V<sub>PPF</sub> = 9V for fast program
- Electronic signature
  - Manufacturer Code: 20h
  - Device Code: 8833
- ECOPACK® package

#### Flash memory

- Multiplexed Address/Data
- Synchronous / Asynchronous Read
  - Synchronous Burst Read mode: 108MHz, 66MHz
  - Asynchronous Page Read mode
  - Random Access: 96ns
- Programming time
  - 4.2µs typical Word program time using Buffer Enhanced Factory Program command
- Memory organization
  - Multiple Bank Memory Array: 64 Mbit Banks
  - Four Extended Flash Array (EFA) Blocks of 64 Kbits
- Dual operations
  - program/erase in one Bank while read in others
  - No delay between read and write operations
- Security
  - 64 bit unique device number
  - 2112 bit user programmable OTP Cells



- 100,000 Program/erase cycles per block
- Block locking
  - All Blocks locked at power-up
  - Any combination of Blocks can be locked with zero latency
  - WP<sub>F</sub> for Block Lock-Down
  - Absolute Write Protection with V<sub>PPF</sub> = V<sub>SS</sub>
- Common Flash Interface (CFI)

#### **PSRAM**

- Multiplexed Address/Data bus
- Asynchronous operating modes
  - Random Read: 70ns access time
  - Asynchronous Write
- Synchronous modes
  - Synchronous Read: Fixed length (4-, 8-, 16-, and 32-Word) or continuous burst
  - Clock Frequency: 83MHz (max)
  - Synchronous Write: continuous burst
- Low-power features
  - Partial Array Self-Refresh (PASR)
  - Deep Power-Down (DPD) mode
  - Automatic Temperature-compensated Self-Refresh

November 2007 Rev 0.2 1/23

# **Contents**

1	Sum	mary description 6						
2	Sign	al descriptions 9						
	2.1	Address Inputs (ADQ0-ADQ15 and A16-A24)						
	2.2	Data Input/Output (ADQ0-ADQ15)						
	2.3	Latch Enable ( $\overline{L}$ )						
	2.4	Clock (K)						
	2.5	Wait (WAIT) 10						
	2.6	Flash Chip Enable input (E <sub>F</sub> ) 10						
	2.7	Flash Output Enable inputs (GF)						
	2.8	Flash Write Enable (W̄ <sub>F</sub> )						
	2.9	Flash Write Protect (WP <sub>F</sub> )						
	2.10	Flash Reset (RP <sub>F</sub> )						
	2.11	PSRAM Chip Enable input (E  )						
	2.12	PSRAM Write Enable (WP)11						
	2.13	PSRAM Output Enable (GP)11						
	2.14	PSRAM Upper Byte Enable (UB <sub>P</sub> )						
	2.15	PSRAM Lower Byte Enable ( $\overline{LB}_P$ )						
	2.16	PSRAM Configuration Register Enable (CR <sub>P</sub> )						
	2.17	Deep Power-Down input (DPD <sub>F</sub> )						
	2.18	V <sub>DDF</sub> Supply Voltage						
	2.19	V <sub>CCP</sub> Supply Voltage						
	2.20	V <sub>DDQ</sub> Supply Voltage						
	2.21	V <sub>PPF</sub> Program Supply Voltage						
	2.22	V <sub>SS</sub> Ground						
3	Func	tional description14						
4	Maxi	Maximum rating						
5	DC a	nd AC parameters 17						

#### M36P0R9060N0

6	Package mechanical19
7	Part numbering
8	Revision history

# List of tables

Table 1.	Signal names	7
Table 2.	Main operating modes	. 15
Table 3.	Absolute maximum ratings	. 16
Table 4.	Operating and AC measurement conditions	. 17
Table 5.	Capacitance	. 18
Table 7.	Ordering information scheme	. 21
Table 8.	Document revision history	. 22



#### M36P0R9060N0

# **List of figures**

Figure 1.	Logic diagram	6
Figure 2.	TFBGA connections (top view through package)	8
Figure 3.	Functional block diagram	14
Figure 4.	AC measurement I/O waveform	17
	AC measurement load circuit	
Figure 6.	TFBGA 107 8x11mm - 9x12 active ball array, 0.8mm pitch, package outline	19



#### 1 Summary description

The M36P0R9060N0 combines two memory devices in a Multi-Chip Package:

- 512-Mbit Multiple Bank Flash memory (the M58PR512JN)
- 64-Mbit PSRAM (the M69KM096AA).

The purpose of this document is to describe how the two memory components operate with respect to each other. It must be read in conjunction with the M58PRxxxJN and M69KM096AA datasheets, where all specifications required to operate the Flash memory and PSRAM components are fully detailed.

Recommended operating conditions do not allow more than one memory to be active at the same time.

The memory is offered in a Stacked TFBGA107 package. It is supplied with all the bits erased (set to '1').

Figure 1. Logic diagram




Table 1. Signal names

-abic ii Oigilai i	
A16-A24 <sup>(1)</sup>	Address Inputs
ADQ0-ADQ15	Common Data Inputs/Outputs or Address inputs, Command inputs
$V_{DDQ}$	Common Flash and PSRAM Power Supply for I/O Buffers
V <sub>PPF</sub>	Flash Memory Optional Supply Voltage for Fast Program & Erase
$V_{DDF}$	Flash Memory Power Supply
V <sub>CCP</sub>	PSRAM Power Supply
V <sub>SS</sub>	Ground
Ī	Latch Enable input
К	Burst Clock
WAIT	Wait Output
NC	Not Connected Internally
DU	Do Not Use as Internally Connected
Flash Memory	
Ē <sub>F</sub>	Chip Enable input
G <sub>F</sub>	Output Enable Input
$\overline{W}_{F}$	Write Enable input
RP <sub>F</sub>	Reset input
₩P <sub>F</sub>	Write Protect input
DPD <sub>F</sub>	Deep Power-Down
PSRAM	
Ē <sub>P</sub>	Chip Enable Input
G <sub>P</sub>	Output Enable Input
$\overline{W}_{P}$	Write Enable Input
CR <sub>P</sub>	Configuration Register Enable Input
ŪB <sub>P</sub>	Upper Byte Enable Input
<u>LB</u> <sub>P</sub>	Lower Byte Enable Input

<sup>1.</sup> A22-A24 are Address Inputs for the Flash memory component only.

**N** numonyx

Figure 2. TFBGA connections (top view through package) 1 2 3 5 6 7 8 9 Α Vss В  $v_{\rm SS}$ V<sub>DDF</sub> NC A21 NC С  $V_{SS}$ NC D  $\overline{WP}_{F}$ NC Ε F UBp A16 ADQ8 ADQ5 NC ADQ2 ADQ10 ADQ13 G V<sub>DDQ</sub> NC ADQ12 ADQ7 Н ADQ14 ADQ11 ADQ4 ADQ15 J  $\mathsf{G}_\mathsf{F}$ ADQ9 ADQ6  $V_{\text{DDQ}}$ V<sub>CCP</sub>; Κ  $CR_P$ 'VDDQ  $V_{SS}$ L  $\mathsf{v}_{\mathsf{SS}}$  $V_{SS}$  $v_{SS}$ V<sub>SS</sub>  $V_{SS}$ V<sub>DDQ</sub>  $V_{\mathsf{DDF}}$ DU М Al13418

8/23

#### 2 Signal descriptions

See Figure 1., Logic diagram and Table 1., Signal names, for a brief overview of the signals connected to this device.

#### 2.1 Address Inputs (ADQ0-ADQ15 and A16-A24)

Addresses A0-A21 are common inputs for the Flash memory and PSRAM components. Addresses A22 and A24 are inputs for the Flash memory component only. The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the Program/Erase Controller.

#### 2.2 Data Input/Output (ADQ0-ADQ15)

The Data I/O output the data stored at the selected address during a Bus Read operation or input a command or the data to be programmed during a Bus Write operation.

### 2.3 Latch Enable $(\overline{L})$

The Latch Enable pin is common to the Flash memory and PSRAM components.

For details of how the Latch Enable signal behaves, please refer to the datasheets of the respective memory components: M69KM096AA for the PSRAM and M58PRxxxJN for the Flash memory.

#### 2.4 Clock (K)

The Clock input pin is common to the Flash memory and PSRAM components.

For details of how the Clock signal behaves, please refer to the datasheets of the respective memory components: M69KM096AA for the PSRAM and M58PRxxxJN for the Flash memory.

Numonyx 9/23

#### 2.5 Wait (WAIT)

WAIT is an output pin common to the Flash memory and PSRAM components. However the WAIT signal does not behave in the same way for the PSRAM and the Flash memory.

For details of how it behaves, please refer to the M69KM096AA datasheet for the PSRAM and to the M58PRxxxJN datasheet for the Flash memory.

### 2.6 Flash Chip Enable input $(\overline{E}_F)$

The Chip Enable input activates the control logic, input buffers, decoders and sense amplifiers of the Flash memory. When Chip Enable is Low,  $V_{IL}$ , and Reset is High,  $V_{IH}$ , the device is in active mode. When Chip Enable is at  $V_{IH}$  the Flash memory are deselected, the outputs are high impedance and the power consumption is reduced to the standby level.

It is not allowed to have  $\overline{E}_F$  at  $V_{IL}$  and  $\overline{E}_P$  at  $V_{IL}$  at the same time. Only one memory component can be enabled at a time.

### 2.7 Flash Output Enable inputs $(\overline{G}_F)$

The Output Enable input controls the data outputs during Flash memory Bus Read operations.

### 2.8 Flash Write Enable ( $\overline{W}_F$ )

The Write Enable input controls the Bus Write operation of the Flash memory Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

### 2.9 Flash Write Protect ( $\overline{WP}_F$ )

Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is Low,  $V_{IL}$ , Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at High,  $V_{IH}$ , Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (See the Lock Status Table in the M58PRxxxJN datasheet).

## 2.10 Flash Reset ( $\overline{RP}_F$ )

The Reset input provides a hardware reset of the Flash memories. When Reset is at  $V_{IL}$ , the memory is in Reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current  $I_{DD2}$ . Refer to the M58PRxxxJN datasheet, for the value of  $I_{DD2}$ . After Reset all blocks are in the Locked state and the Configuration Register is reset. When Reset is at  $V_{IH}$ , the device is in normal operation. Exiting Reset mode the device enters Asynchronous Read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to  $V_{RPH}$  (refer to the M58PRxxxJN datasheet).

10/23 ► M numonyx

### 2.11 PSRAM Chip Enable input $(\overline{E}_p)$

The Chip Enable input activates the PSRAM when driven Low (asserted). When deasserted  $(V_{IH})$ , the device is disabled, and goes automatically in low-power Standby mode or Deep Power-down mode, according to the RCR (Refresh Configuration Register) setting.

## 2.12 PSRAM Write Enable ( $\overline{W}_P$ )

Write Enable,  $\overline{W}_{P}$  controls the Bus Write operation of the PSRAM. When asserted (V<sub>IL</sub>), the device is in Write mode and Write operations can be performed either to the configuration registers or to the memory array.

### 2.13 PSRAM Output Enable ( $\overline{G}_P$ )

When held Low,  $V_{IL}$ , the Output Enable,  $\overline{G}_{P}$  enables the Bus Read operations of the PSRAM.

## 2.14 PSRAM Upper Byte Enable (UB<sub>P</sub>)

The Upper Byte En-able,  $\overline{\text{UB}}_{\text{P}}$  gates the data on the Upper Byte Data Inputs/Outputs (DQ8-DQ15) to or from the upper part of the selected address during a Write or Read operation.

### 2.15 PSRAM Lower Byte Enable ( $\overline{LB}_P$ )

The Lower Byte Enable,  $\overline{LB}_{P}$  gates the data on the Lower Byte Data Inputs/Outputs (DQ0-DQ7) to or from the lower part of the selected address during a Write or Read operation.

If both  $\overline{LB}_P$  and  $\overline{UB}_P$  are disabled (High), the device will disable the data bus from receiving or transmitting data. Although the device will seem to be deselected, it remains in an active mode as long as  $\overline{E}_P$  remains Low.

### 2.16 PSRAM Configuration Register Enable (CR<sub>P</sub>)

When this signal is driven High,  $V_{IH}$ , bus read or write operations access either the value of the Refresh Configuration Register (RCR) or the Bus Configuration Register (BCR) according to the value of A19.

N ∩umonyx 11/23

#### 2.17 Deep Power-Down input (DPD<sub>F</sub>)

The Deep Power-Down input is used to put the device in a Deep Power-Down mode.

When the device is in Standby mode and the Enhanced Configuration Register bit ECR15 is set, asserting the Deep Power-Down input will cause the memory to enter the Deep Power-Down mode.

When the device is in the Deep Power-Down mode, the memory cannot be modified and the data is protected.

The polarity of the DPD pin is determined by ECR14. The Deep Power-Down input is active Low by default.

#### 2.18 V<sub>DDF</sub> Supply Voltage

 $V_{\text{DDF}}$  provides the power supply to the internal core of the Flash memory. It is the main power supply for all Flash memory operations (Read, Program and Erase).

#### 2.19 V<sub>CCP</sub> Supply Voltage

The V<sub>CCP</sub> Supply Voltage is the core supply voltage.

#### 2.20 V<sub>DDQ</sub> Supply Voltage

 $V_{DDQ}$  provides the power supply for the Flash memory and PSRAM I/O pins. This allows all Outputs to be powered independently of the Flash memory and PSRAM core power supplies,  $V_{DDE}$  and  $V_{CCP}$ 

### 2.21 V<sub>PPF</sub> Program Supply Voltage

V<sub>PPF</sub> is both a control input and a power supply pin for the Flash memory. The two functions are selected by the voltage range applied to the pin.

If  $V_{PPF}$  is kept in a low voltage range (0V to  $V_{DDQ}$ )  $V_{PPF}$  is seen as a control input. In this case a voltage lower than  $V_{PPLK}$  gives an absolute protection against Program or Erase, while  $V_{PPF} > V_{PP1}$  enables these functions (see the M58PRxxxJN datasheet for the relevant values).  $V_{PPF}$  is only sampled at the beginning of a Program or Erase; a change in its value after the operation has started does not have any effect and Program or Erase operations continue.

If  $V_{PPF}$  is in the range of  $V_{PPH}$  it acts as a power supply pin. In this condition  $V_{PPF}$  must be stable until the Program/Erase algorithm is completed.

#### 2.22 V<sub>SS</sub> Ground

 $V_{SS}$  is the common ground reference for all voltage measurements in the Flashmemory (core and I/O Buffers) and PSRAM chips. It must be connected to the system ground.

Note: Each Flash memory device in a system should have their supply voltage ( $V_{DDF}$ ) and the program supply voltage  $V_{PPF}$  decoupled with a 0.1µF ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See *Figure 5., AC measurement load circuit*. The PCB track widths should be sufficient to carry the required  $V_{PPF}$  program and erase currents.

N numonyx 13/23

#### 3 Functional description

The PSRAM and Flash memory components have separate power supplies but share the same grounds. They are distinguished by two Chip Enable inputs:  $\overline{E}_F$  for the Flash memory and  $\overline{E}_P$  for the PSRAM.

Recommended operating conditions do not allow more than one device to be active at a time. The most common example is a simultaneous read operations on the Flash memory and the PSRAM which would result in a data bus contention. Therefore it is recommended to put the other device in the high impedance state when reading the selected device.

Figure 3. Functional block diagram




Table 2. Main operating modes<sup>(1)</sup>

	Operation <sup>(2)</sup>			$\overline{W}_{F}$	RP <sub>F</sub>	DPD <sub>F</sub>	WAIT <sup>(4)</sup>	Ē	Ē <sub>P</sub>	₩ <sub>P</sub>	G <sub>P</sub>	UB <sub>P</sub>	CR <sub>P</sub>	<b>A</b> 19	A18	A16, A17, A20, A21	ADQ15- ADQ0				
	Bus Read	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	de- a <sup>(5)</sup>		٧ <sub>IH</sub>							Data Output						
	Bus Write	$V_{IL}$	V <sub>IH</sub>	$V_{IL}$	V <sub>IH</sub>	de- a <sup>(5)</sup>		V <sub>IH</sub>		PSRAM must be disabled					Data Input						
lory	Address Latch	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	de- a <sup>(5)</sup>		V <sub>IL</sub>									Data Output or Hi-Z <sup>(6)</sup>				
Flash memory	Output Disable	$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	de- a <sup>(5)</sup>	Hi-Z	V <sub>IH</sub>									Hi-Z				
Flas	Standby	V <sub>IH</sub>	Х	Х	V <sub>IH</sub>	de- a <sup>(5)</sup>	Hi-Z	Х	Any PSRAM mode is allowed			Hi-Z									
	Reset	Х	Х	Х	$V_{IL}$	de- a <sup>(5)</sup>	Hi-Z	Х				Hi-Z									
	Deep Power-Down	V <sub>IH</sub>	V <sub>IH</sub> X X V <sub>IH</sub> assert ed <sup>(7)</sup> Hi-Z X				Hi-Z														
	Read									V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Add	ress l	In Valid	Address In/ Data Out Valid				
	Write	Flash memory must be disabled		Flash memory must be disabled		Flash memory must be disabled		Flash memory must be disable		must be disabled				V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Add	ress l	In Valid	Address In/ Data In Valid
PSRAM	Read CR (CR controlled method)		Flash memory must be disabl		31000100		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	10(E X1(	RCR) BCR) DID R)	х	Address In/ BCR, RCR or DIDR Content Valid						
	Output Disable/No Operation							V <sub>IH</sub>	х	Х	V <sub>IL</sub>	Х	х	Х	High-Z						
	Deep Power- Down <sup>(8)</sup>	<i>,</i>	Any Flash memory mode is allowed			ode is	Х	V <sub>IH</sub>	х	х	Х	х	Х	х	Х	High-Z					
	Standby								V <sub>IH</sub>	Х	Х	Х	Х	$V_{IL}$	Х	Х	High-Z				

- 1. X = Don't care, de-a. = de-asserted, CR = Configuration Register.
- 2. The Clock signal, K, must remain Low in asynchronous operating mode.
- 3. The DPD signal polarity depends on the value of the ECR14 bit.
- 4. WAIT signal polarity is configured using the Set Configuration Register command.
- 5. If ECR15 is set to '0', the device cannot enter the Deep Power-Down mode, even if DPD is asserted.
- 6. Depends on  $\overline{G}$ .
- 7. ECR15 has to be set to '1' for the device to enter Deep Power-Down.
- 8. The device enters Deep Power-Down mode by driving the Chip Enable signal,  $\overline{E}$ , from Low to High, with bit 4 of the RCR set to '0'. The device remains in Deep Power-Down mode until  $\overline{E}$  goes Low again and is held Low for  $t_{ELEH(DP)}$ .

4 Maximum rating M36P0R9060N0

## 4 Maximum rating

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the Numonyx SURE Program and other relevant quality documents.

Table 3. Absolute maximum ratings

Symbol	Parameter	Va	Unit	
Syllibol	Farameter	Min	Max	
T <sub>A</sub>	Ambient Operating Temperature	-30	85	°C
T <sub>BIAS</sub>	Temperature Under Bias	-30	85	°C
T <sub>STG</sub>	Storage Temperature	<b>-</b> 55	125	°C
V <sub>IO</sub>	Input or Output Voltage	-0.2	2.45	V
$V_{DDF}$	Flash Memory Supply Voltage	-1.0	3.0	V
V <sub>CCP</sub>	PSRAM Supply Voltage	-0.2	2.45	V
$V_{\mathrm{DDQ}}$	Input/Output Supply Voltage	-0.2	2.45	V
V <sub>PPF</sub>	Flash Memory Program Voltage	-1	11.5	V
Io	Output Short Circuit Current		100	mA
t <sub>VPPH</sub>	Time for V <sub>PPF</sub> at V <sub>PPH</sub>		100	hours


### 5 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in *Table 4., Operating and AC measurement conditions*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 4. Operating and AC measurement conditions

Parameter	Flash	Memory	PSF	Unit	
Farameter	Min	Max	Min	Max	
V <sub>DDF</sub> Supply Voltage	1.7	1.95	_	_	V
V <sub>CCP</sub> Supply Voltage	-	_	1.7	1.95	V
V <sub>DDQ</sub> Supply Voltage	1.7	1.95	1.7	1.95	V
V <sub>PPF</sub> Supply Voltage (Factory environment)	8.5	9.5	_	_	V
V <sub>PPF</sub> Supply Voltage (Application environment)	-0.4	V <sub>DDQ</sub> +0.4	_	_	V
Ambient Operating Temperature	-30	85	-30	85	°C
Load Capacitance (C <sub>L</sub> )	;	30	3	0	pF
Impedance Output (Z <sub>0</sub> )		50	)		Ω
Output Circuit Protection Resistance (R)		50	)		Ω
Input Rise and Fall Times		3		2	ns
Input Pulse Voltages	0 to V <sub>DDQ</sub>		0 to V <sub>DDQ</sub>		V
Input and Output Timing Ref. Voltages	$V_D$	<sub>DQ</sub> /2	V <sub>DE</sub>	<sub>OQ</sub> /2	V

Figure 4. AC measurement I/O waveform



Numonyx 17/23

DEVICE UNDER TEST Z<sub>0</sub> OUT

Figure 5. AC measurement load circuit

1.  $V_{DD}$  means  $V_{DDF} = V_{CCP}$ .

Table 5. Capacitance<sup>(1)</sup>

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	_	14	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0V$	-	14	pF

1. Sampled only, not 100% tested.

Please refer to the M58PRxxxJN and M69KM096AA datasheets for further DC and AC characteristics values and illustrations.

#### 6 Package mechanical

In order to meet environmental requirements, Numonyx offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label.




Figure 6. TFBGA 107 8x11mm - 9x12 active ball array, 0.8mm pitch, package outline


1. Drawing is not to scale.

Table 6. Stacked TFBGA107 8x11mm - 9x12 active ball array, 0.8mm pitch, package data

0		millimeters		inches			
Symbol	Тур	Min	Max	Тур	Min	Max	
Α			1.20			0.047	
A1		0.20			0.008		
A2	0.85			0.033			
b	0.35	0.30	0.40	0.014	0.012	0.016	
D	8.00	7.90	8.10	0.315	0.311	0.319	
D1	6.40			0.252			
ddd			0.10			0.004	
Е	11.00	10.90	11.10	0.433	0.429	0.437	
E1	8.80			0.346			
е	0.80			0.031			
FD	0.80			0.031			
FE	1.10			0.043			
SE	0.40			0.016			

M36P0R9060N0 7 Part numbering

#### 7 Part numbering



E = ECOPACK Package, Standard packing

F = ECOPACK Package, Tape & Reel packing

Note:

Devices are shipped from the factory with the memory content bits erased to '1'. For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the Numonyx Sales Office nearest to you.

8 Revision history M36P0R9060N0

# 8 Revision history

Table 8. Document revision history

Date	Revision	Changes
21-Jul-2006	0.1	Initial release.
30-Nov-2007	0.2	Applied Numonyx branding.

#### Please Read Carefully:

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX™ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Numonyx may make changes to specifications and product descriptions at any time, without notice.

Numonyx, B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at <a href="http://www.numonyx.com">http://www.numonyx.com</a>.

Numonyx StrataFlash is a trademark or registered trademark of Numonyx or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 11/5/7, Numonyx, B.V., All Rights Reserved.

