


# PCI-1755

80 MB/s, 32-ch Digital I/O PCI Card



FCC CE

## Introduction

The PCI-1755 supports PCI-bus mastering DMA for high-speed data transfer. By setting aside a block of memory in the PC, the PCI-1755 performs bus-mastering data transfers without CPU intervention, setting the CPU free to perform other more urgent tasks such as data analysis and graphic manipulation. The function allows users to run all I/O functions simultaneously at full speed without losing data.

## Specifications

<b>Channels</b>	32 TTL compatible			
<b>Number of Ports</b>	Port A, Port B, Port C and Port D (8 bits/port)			
<b>I/O Configuration</b>	32DI (PA ~ PD) (default); 32DO (PA ~ PD); 16DI (PA ~ PB) & 16DO (PC ~ PD); 8DI (PA) & 8DO (PC) (Programmable)			
<b>Onboard FIFO</b>	16 kB for DI & 16 kB DO channels			
<b>Transfer Characteristics</b>	<b>Data Transfer Mode</b>	Bus Mastering DMA with Scatter-Gather		
	<b>Data Transfer Bus Width</b>	8/16/32 bits (programmable)		
	<b>Max. Transfer Rate</b>	DI: 80 M bytes/sec, 32-bit @ 20 MHz 120 M bytes/sec, 32-bit @ 40 MHz external pacer when data length is less than FIFO size DO: 80 MBytes/sec, 32-bit @ 20 MHz		
	<b>Operation Mode</b>	Handshaking		
<b>Handshaking Mode</b>	<b>Direction</b>	I/O	Samples No.	Finite transfer, Continuous I/O
	<b>Asynchronous</b>	8255 Emulation	Synchronous	Burst Handshaking
	<b>Clock source for Burst Handshaking</b>	Internal: 30 MHz, 20 MHz, 15 MHz, 12 MHz, 10 MHz, Timer#0 for DI & Timer#1 for DO External: EXT_CLKIN for DI & EXT_CLKOUT for DO		
<b>Normal Mode</b>	<b>Input</b>	Data Acquisition at a predetermined rate by internal/external clock		
	<b>Output</b>	Waveform Generation at a predetermined rate by internal/external clock		
	<b>Clock Source for DI</b>	Internal: 30 MHz, 20 MHz, 15 MHz, 12 MHz, 10 MHz, Timer#0 External: EXT_CLKIN		
	<b>Clock Source for DO</b>	Internal: 30 MHz, 20 MHz, 15 MHz, 12 MHz, 10 MHz, Timer#1 External: EXT_CLKOUT		
	<b>Start Mode</b>	Software command/Trigger signal occurred from DI_STR or DO_STR/Pattern DI		
	<b>Stop Mode</b>	Software command/Trigger signal occurred from DI_STP (for DI) or DO_STP (for DO)/Pattern DI/“Finite transfers”		
<b>Change Detection (DI only)</b>	Monitor the selected input channel and capture data whenever there is a transition on one of the channels, and then issue a IRQ			
	<b>Clock Source for DI</b>	Internal: 30 MHz, 20 MHz, 15 MHz, 12 MHz, 10 MHz, Timer#0 External: EXT_CLKIN		
	<b>Start Mode</b>	Software command/Trigger signal occurred from DI_STP/Pattern DI		
	<b>Stop Mode</b>	Software command/Trigger signal occurred from DI_STP/PatternDI/“Finite transfers”		
<b>Trigger Capability</b>	<b>DI trigger signal</b>	DI_STR, DI_STP	DO trigger signal	DO_STR, DO_STP
	<b>Low</b>	0.8 V max.	High	2.0 V min.
	<b>Trigger Type</b>	Rising or falling edge, or digital pattern (for DI only)		
	<b>Pulse width for edge triggers</b>	10 ns min.		
	<b>Pattern trigger detection capabilities</b>	Detect pattern match or mismatch on user-selected data lines		
<b>Terminator</b>	Onboard Schottky diode termination			
<b>Messaging</b>	The messages can be generated when 1. A specified number of bytes have been transferred, 2. When a specified input pattern is matched, 3. When a measurement operation completes.			
<b>Input Voltage</b>	Low	0 V min.; 0.8 V max.	High	2.0 V min.; 5 V max.

## Features

- Bus-mastering DMA data transfer with scatter gather technology
- 32/16/8-bit Pattern I/O with start and stop trigger function, 2 modes Handshaking I/O Interrupt handling capability
- Onboard active terminators for high speed and long distance transfer
- Pattern match and Change state detection interrupt function
- General-purpose 8-ch DI/O

<b>Input Load</b>	Terminator OFF: TTL compatible			
	Low	+0.5 V @ ±20 mA	High	+2.7 V @ ±1 mA max.
<b>Output Voltage</b>	Terminator ON			
	Terminator Resistor	110 Ω	Termination Voltage	2.9 V
<b>Driving Capacity</b>	Low			
	Low	+0.5 V @ ±22.4 mA	High	+2.7 V @ ±1 mA max.
<b>Hysteresis</b>	2.9 V min.			
	500 mV	Power Available at I/O connector	+4.65 ~ +5.25 V <sub>DC</sub> @ 1 A	
<b>General-purpose DI/DO</b>	DI Channels			
	DI0 ~ DI7 (TTL compatible)	DO0 ~ DO7 (TTL compatible)		
<b>Interrupt Source</b>	DO ~ 7 and Timer#2, Pattern match and Change detection, DI FIFO overflow and DO FIFO underflow, DI_STP and DO_STP			

## Pacer

- **Channels** Timer#0, Timer#1 and Timer#2
- **Timer#0** Timer pacer for digital input
- **Timer#1** Timer pacer for digital output
- **Timer#2** Interrupt source
- **Resolution** 16-bit
- **Base Clock** 10 MHz

## General

<b>I/O Connector Type</b>	100-pin SCSI-II female			
<b>Dimensions (L x H)</b>	175 x 100 mm (6.9" x 3.9")			
<b>Power Consumption</b>	Typical	Terminator OFF: +5 V @ 1 A Terminator ON: +5 V @ 1 A	Max.	Terminator OFF: +5 V @ 1 A Terminator ON: +5 V @ 1 A
<b>Temperature</b>	Operating	0 ~ 60° C (32 ~ 140° F) (refer to IEC 68-2-1, 2)	Storage	-20 ~ 85° C (-4 ~ 185° F)
<b>Relative Humidity</b>	5 ~ 95% RH non-condensing (refer to IEC 68-2-3)		Cert.	FCC, CE certified

## Ordering Information

- **PCI-1755** Ultra-speed 32-ch Digital I/O Card
- **ADAM-39100** PCI-1755 Wiring Terminal for DIN-rail Mounting
- **PCL-101100-1** 100-pin SCSI-II cable with male connectors on both ends and special shielding for noise reduction, 1 m