
S7IGL064A Based MCPs

Stacked Multi-Chip Product (MCP) Flash Memory and RAM 64 Megabit (4 M x I6-bit) CMOS 3.0 Volt-only Page Mode Flash Memory and I6/8 Megabit (IM/5I2K x I6-bit) Pseudo Static RAM / Static RAM





Notice to Readers: The Advance Information status indicates that this document contains information on one or more products under development at Spansion LLC. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion LLC reserves the right to change or discontinue work on this proposed product without notice.



S7IGL064A based MCPs

Stacked Multi-Chip Product (MCP) Flash Memory and RAM 64 Megabit (4 M x 16-bit) CMOS 3.0 Volt-only Page Mode Flash Memory and 16/8 Megabit (IM/512K x 16-bit) Pseudo Static RAM / Static RAM



Data Sheet

ADVANCE INFORMATION

Distinctive Characteristics

MCP Features

- Power supply voltage of 2.7 to 3.1 volt
- High performance
 - 100 ns access time (100 ns Flash, 70 ns pSRAM/ SRAM)
 - 25 ns page read times

- Packages
 - 7 x 9 x 1.2 mm 56 ball FBGA (TLC056)
- Operating Temperature
 - -25°C to +85°C
 - −40°C to +85°C

General Description

The S71GL064A product series consists of S29GL064 Flash memory with pSRAM and SRAM combinations defined as:

		Flash Memory Density
		64Mb
pSRAM / SRAM	8Mb	S71GL064A80/S71GL064A08
Density	16Mb	S71GL064AA0/S71GL064A0A

Publication Number S7IGL064A_00 Revision A Amendment 2 Issue Date February 8, 2005



Notice On Data Sheet Designations

Spansion LLC issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information

The Advance Information designation indicates that Spansion LLC is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion LLC therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion LLC. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion LLC reserves the right to change or discontinue work on this proposed product without notice."

Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

Combination

Some data sheets will contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document will distinguish these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with DC Characteristics table and AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or $V_{\rm IO}$ range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion LLC applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion LLC deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local AMD or Fujitsu sales office

2 S7IGL064A based MCPs S7IGL064A 00 A2 February 8, 2005



Product Selector Guide

64 Mb Flash Memory

Device-Model# (Note)	Flash Access time (ns)	(p)SRAM density	(p)SRAM Access time (ns)	(p)SRAM type	Package		
S71GL064A80-0K		8 M pSRAM		nCDAM1			
S71GL064A80-0P		6 IVI PSKAIVI		pSRAM1			
S71GL064A08-0B		8 M SRAM		SRAM1			
S71GL064A08-0F		8 IVI SKAIVI	O IVI SKAIVI	O IVI SKAIVI		SKAIVII	
S71GL064AA0-0K	100		70	nCDAM1	TLC056		
S71GL064AA0-0P	100	14 M pCDAM	70	pSRAM1	TLCUSO		
S71GL064AA0-0U		16 M pSRAM		»CDAM7			
S71GL064AA0-0Z				pSRAM7			
S71GL064A0A-0B		16 M SRAM		CDAM1			
S71GL064A0A-0F		TO IVI SKAIVI		SRAM1			

Note: Please see the valid combinations table for the model# description.



S7IGL064A based MCPs		Reset Command	
Distinctive Changetonistics		Autoselect Command Sequence	4
Distinctive Characteristics		Enter Secured Silicon Sector/Exit Secured Silicon	
MCP Features		Sector Command Sequence	
General Description		Word Program Command Sequence	
Product Selector Guide	3	Unlock Bypass Command Sequence	42
64 Mb Flash Memory		Write Buffer Programming	42
Connection Diagram (S7IGL064A)	8	Accelerated Program	
Special Handling Instructions For FBGA Package	8	Figure 3. Write Buffer Programming Operation	4!
Pin Description	9	Figure 4. Program Operation	
Logic Symbol		Program Suspend/Program Resume Command Sequence	
Ordering Information		Figure 5. Program Suspend/Program Resume	
Physical Dimensions		Chip Erase Command Sequence	
TLC056—56-ball Fine-Pitch Ball Grid Array (FBGA)	12	Sector Erase Command Sequence	
9 x 7 mm Package	12	Figure 6. Erase Operation	
7 X 7 IIIII I ackage	12	Erase Suspend/Erase Resume Commands	
S20CL vorvA MirwawBit™ Elash Earsi	l.,	Table 10. Command Definitions (x16 Mode, BYTE# = V _{IH})	
S29GLxxxA MirrorBit™ Flash Fami	ıy	DQ7: Data# Polling	
Distinctive Characteristics 13		Figure 7. Data# Polling Algorithm	
General Description	14	RY/BY#: Ready/Busy#	
Product Selector Guide		Figure 8. Toggle Bit Algorithm	
		Reading Toggle Bits DQ6/DQ2	
\$29GL064A		DQ5: Exceeded Timing Limits	
Block Diagram		DQ3: Sector Erase Timer	
Pin Descriptions		DQI: Write-to-Buffer Abort	
Logic Symbols	I7	Table 11. Write Operation Status	
Device Bus Operations	19	Figure 9. Maximum Negative Overshoot WaveformFigure 10. Maximum Positive Overshoot Waveform	
Table 1. Device Bus Operations	19	Operating Ranges	
Requirements for Reading Array Data	19	DC Characteristics	
Page Mode Read	20		
Writing Commands/Command Sequences		Test Conditions	
Write Buffer	20	Figure 11. Test Setup	
Accelerated Program Operation	20	Table 12. Test Specifications	
Autoselect Functions		Key to Switching Waveforms	
Standby Mode		Read-Only Operations-S29GL064A only	
Automatic Sleep Mode		Figure 13. Read Operation Timings	
RESET#: Hardware Reset Pin		Figure 14. Page Read Timings	
Output Disable Mode		Hardware Reset (RESET#)	
Table 2. S29GL064A Top Boot Sector Architecture		Figure 15. Reset Timings	
Table 3. S29GL064A Bottom Boot Sector Architecture		Erase and Program Operations-S29GL064A Only	
Autoselect Mode		Figure 16. Program Operation Timings	
, , ,	30	Figure 17. Accelerated Program Timing Diagram	
Sector Group Protection and Unprotection	30	Figure 18. Chip/Sector Erase Operation Timings	68
Table 5. S29GL064A Sector Group Protection/Unprotection Address	21	Figure 19. Data# Polling Timings	
Figure 1. Temporary Sector Group Unprotect Operation .		(During Embedded Algorithms)	
Figure 2. In-System Sector Group Protect/Unprotect Algo		Figure 20. Toggle Bit Timings (During Embedded Algorithms)	
Secured Silicon Sector Flash Memory Region		Figure 21. DQ2 vs. DQ6	
Write Protect (WP#)		Temporary Sector UnprotectFigure 22. Temporary Sector Group Unprotect Timing Diagran	
Hardware Data Protection		Figure 23. Sector Group Protect and Unprotect Timing Diagram	
Low VCC Write Inhibit		Alternate CE# Controlled Erase and	11 /
Write Pulse "Glitch" Protection		Program Operations-S29GL064A	7
Logical Inhibit		Figure 24. Alternate CE# Controlled Write (Erase/Program)	/ .
Power-Up Write Inhibit		Operation Timings	7:
Common Flash Memory Interface (CFI)		Erase And Programming Performance	
Table 6. CFI Query Identification String			•
Table 7. System Interface String		pSRAM Type I	
Table 8. Device Geometry Definition		potenti i ype i	
Table 9. Primary Vendor-Specific Extended Query		Functional Description	. 7 !
Command Definitions		Absolute Maximum Ratings	. 7!
Reading Array Data		DC Characteristics	
÷ ,			



Table 15. 16Mb pSRAM Asynchronous	Table 13. 4Mb pSRAM Asynchronous	76	Absolute Maximum Ratings	105
Face 1. 1040 p.SRAM Page Mode 79	Table 14. 8Mb pSRAM Asynchronous	76		
Table 17, 32Mb pSRM Page Mode	Table 15. 16Mb pSRAM Asynchronous	77		
AC Characteristics .007				
Read Operation 100	, e			
Surger 25. Output Load Circuit 81 Power Down Parameters 109				
Figure 25. Output Load Circuit				
Common Property Description Sequence Sequenc	Output Load Circuit	8I		
AC Test Conditions				
Table 19. 4Mb pSRM Age Mode Table 22. 1Mb pSRM Age Mode Figure 26. 16Mb pSRM Age Mode Table 22. 12Mb pSRM Age Mode Table 22. 12Mb pSRM Age Mode Table 22. 32Mb pSRM Age Mode Table 23. 4Mb pSRM Age Mode Table 23. 4Mb pSRM Age Mode Table 23. 4Mb pSRM Age Mode Table 24. 4Mb pSRM Age Mode Table 25. 4Mb pSRM Age Mode Table 25. 4Mb pSRM Age Mode Table 26. 4Mb pSRM Age Mode Table 26. 4Mb pSRM Age Mode Table 27. 4Mb pSRM Age Mode Table 28. 4Mb pSRM Age Mode Table 28. 4Mb pSRM Age Mode Table 28. 4Mb pSRM Age Mode Table 29. 4Mb pSRM Type 7 Features 102 Pipur 37. 4Mb pSRM Type 7 Features 103 Power Down (for 32M, 64M Only) 104 Table 29. 4Mb pSRM Age Mode Table 29. 4Mb pSRM Type 7 Features 105 Power Down (for 32M, 64M Only) 106 Table 39. 4Mb pSRM Type 7 Features 106 Table 30. 4Mb pSRM Type 7 Features 107 Features 108 Table 29. 4Mb pSRM Type 7 Features 109 Tab	Power Up Sequence	. 81	Other Timing Parameters	109
Table 19, 4Mbp pSRAM Agendronous	AC Characteristics	82		
Table 20. 8Mb pSRAM Asynchronous 84			AC Measurement Output Load Circuits	II0
Figure 26. 16Mb pSRAM Asynchronous			Figure 37. AC Output Load Circuit – 16 Mb	. 110
Table 22. 34Mb pSRAM Page Mode 97 Table 23. 46Mb pSRAM Page Mode 97 Timing Diagrams 92 Read Cycle 97 Read Cycle 97 Read Cycle 97 Read Cycle 97 Rigure 27. Timing of Read Cycle (C£# = C£# = V _{IL} , W£# = ZZ# = V _{IH}) 92 Rigure 28. Timing of Read Cycle (C£# = C£# = V _{IL} , W£# = ZZ# = V _{IH}) 93 Rigure 29. Timing Waveform of Read Cycle (W£# = ZZ# = V _{IH}) 93 Rigure 29. Timing Waveform of Read Cycle (W£# = ZZ# = V _{IH}) 94 Write Cycle 97 Rigure 20. Timing Waveform of Write Cycle (W£# C£mtrol, ZZ# = V _{IH}) 95 Rigure 30. Timing Waveform of Write Cycle (C£# Control, ZZ# = V _{IH}) 95 Rigure 30. Timing Waveform of Write Cycle (C£# Control, ZZ# = V _{IH}) 95 Rigure 30. Timing Waveform of Write Cycle (C£# Control, ZZ# = V _{IH}) 95 Rigure 31. Timing Waveform of Write Cycle (C£# Control, ZZ# = V _{IH}) 95 Rigure 32. Timing Waveform of Write Cycle (C£# Control, ZZ# = V _{IH}) 95 Rigure 35. Timing Waveform of Page Mode Write Cycle (C£# Control, ZZ# = V _{IH}) 96 Partial Array Self Refresh (FAR) 97 Reduced Memory Size (for 32M and 16M) 97 Reduced Memory Size (for 32M and 16M) 97 Reduced Memory Size (for 32M and 16M) 97 Rigure 33. Mode Register Update Imlings (UB#, LB#, O£# are Dont Caro) 97 Reduced Memory Size (for 32M and 16M) 97 Rigure 35. Deep Sleep Mode - Entry/£xlt Timings (UB#, LB#, O£# are Dont Table 24. Address Patterns for PAR (A3 = 0, A4 = 1) (23M) 100 Table 25. Address Patterns for PAR (A3 = 0, A4 = 1) (23M) 101 Table 26. Deep Rice Characteristics (for 64Mb) 97 Table 28. Address Patterns for PAR (A3 = 0, A4 = 1) (23M) 101 Table 29. Address Patterns for PAR (A3 = 0, A4 = 1) (16M) 101 Table 30. Address Patterns for PAR (A3 = 0, A4 = 1) (16M) 101 Table 31. Ow Power ICC Characteristics (for 64Mb) 101 Table 32. Low Power ICC Characteristics (for 64Mb) 101 Table 32. Low Power ICC Characteristics (for 64Mb) 101 Table 33. Address Patterns for PAR (A3 = 0, A4 = 1) (32M) 100 Table 24. Ow Power ICC Characteristics (for 64Mb) 101 Table 34. Ow Power ICC Characteristics (for 64Mb) 101 Table 35. Address Patterns for PAR (A3 = 0, A4 = 1) (32M)			Figure 38. AC Output Load Circuit – 32 Mb and 64 Mb	. 110
Table 22. 32Mb pSRAM Page Mode 99 Table 23. 34Mb pSRAM Page Mode 91 Figure 30 Read Timing #1 (Basic Timing) 111 Figure 40 Read Timing #2 (Basic Timing) 111 Figure 41 Read Timing #3 (Basic Timing) 111 Figure 42 Figure 42 Read Timing #3 (Basic Timing) 111 Figure 42 Figure 43 Read Timing #3 (Basic Timing) 111 Figure 42 Figure 43 Read Timing #3 (Basic Timing) 111 Figure 42 Figure 43 Read Timing #3 (Basic Timing) 111 Figure 44 Read Timing #3 (Basic Timing) 111 Figure 45 Read Timing #3 (Basic Timing) 113 Figure 45 Read Timing #3 (Basic Timin	Table 21. 16Mb pSRAM Page Mode	87	Timing Diagrams	. 111
Table 23. 64Mb pSRAM Page Mode	Table 22. 32Mb pSRAM Page Mode	89		
Figure 27. Timing of Read Cycle 92	Table 23. 64Mb pSRAM Page Mode	91		
Figure 27 Timing of Read Cycle Figure 27 Timing of Read Cycle Figure 28. Timing waveform of Read Cycle (WE# = ZZ# = V _{III}) 93 Figure 28. Timing Waveform of Read Cycle (WE# = ZZ# = V _{III}) 93 Figure 28. Timing Waveform of Read Cycle (WE# = ZZ# = V _{III}) 93 Figure 28. Timing Waveform of Read Cycle (WE# = ZZ# = V _{III}) 93 Figure 28. Timing Waveform of Read Cycle (WE# = ZZ# = V _{III}) 93 Figure 30. Timing Waveform of Witte Cycle (WE# = ZZ# = V _{III}) 95 Figure 30. Timing Waveform of Witte Cycle (CE# Control, ZZ# = V _{III}) 95 Figure 31. Timing Waveform of Witte Cycle (CE# Control, ZZ# = V _{III}) 95 Figure 32. Timing Waveform of Page Mode Write Cycle (CZ# = V _{III}) 96 Figure 32. Timing Waveform of Page Mode Write Cycle (CZ# = V _{III}) 97 Figure 32. Timing Waveform of Page Mode Write Cycle (CZ# = V _{III}) 97 Figure 32. Timing Waveform of Page Mode Write Cycle (CZ# = V _{III}) 97 Figure 32. Timing Waveform of Page Mode Write Cycle (CZ# = V _{III}) 97 Figure 32. Timing Waveform of Page Mode Write Cycle (CZ# = V _{III}) 97 Figure 32. Timing Waveform of Page Mode Write Cycle (CZ# = V _{III}) 97 Figure 33. Mode Register (PAR) 97 Figure 33. Mode Register (PAR) 97 Figure 34. Write Timing #3. (WE#/LB#/UB# Byte Write Control) 115 Figure 43. Write Timing #3. (WE#/LB#/UB# Byte Write Control) 116 Figure 43. Write Timing #3. (WE#/LB#/UB# Byte Write Control) 116 Figure 43. Write Timing #3. (WE#/LB#/UB# Byte Write Control) 116 Figure 43. Write Timing #3. (WE#/LB#/UB# Byte Write Control) 116 Figure 43. Write Timing #3. (WE#/LB#/UB# Byte Write Control) 116 Figure 43. Write Timing #3. (WE#/LB#/UB# Byte Write Control) 116 Figure 43. Write Timing #3. (WE#/LB#/UB# Byte Write Control) 116 Figure 43. Write Timing #3. (WE#/LB#/UB# Byte Write Control) 116 Figure 43. Write Timing #3. (WE#/LB#/UB# Byte Write Control) 116 Figure 43. Write Timing #3. (WE#/LB#/UB# Byte Write Control) 116 Figure 43. Write Timing #3. (WE#/LB#/UB# Byte Write Control) 116 Figure 43. Write Timing #4. (WE#/LB#/UB# Byt	Timing Diagrams	. 92		
Figure 2.7. Timing of Read Cycle C(E# O E# V V, W# = ZZ# + V V V) Sigure 28. Timing Waveform of Read Cycle (WE# = ZZ# - V V V) Sigure 29. Timing Waveform of Page Mode Read Cycle (WE# = ZZ# - V V V) Sigure 29. Timing Waveform of Page Mode Read Cycle (WE# = ZZ# - V V V) Sigure 20. Timing Waveform of Write Cycle Sigure 30. Timing Waveform of Write Cycle Sigure 30. Timing Waveform of Write Cycle Sigure 31. Timing Waveform of Write Cycle (CE# o Control, ZZ# = V V V) Sigure 32. Timing Waveform of Write Cycle (CZ# = V V V) Sigure 32. Timing Waveform of Write Cycle (CZ# = V V V) Sigure 32. Timing Waveform of Page Mode Write Cycle (ZZ# = V V V) Sigure 35. Timing Waveform of Page Mode Write Care) Sigure 34. Mode Register Dead February (For 32M and 16M) Sigure 35. Deep Sleep Mode - Entry/Exit Timings (UF#, LE#, O.E# are Dont Care) Sigure 35. Deep Sleep Mode - Entry/Exit Timings (UF#, LE#, O.E# are Dont Care) Sigure 35. Address Patterns for PASR (A4 – V) (CAM) Sigure 35. Address Patterns for PASR (A4 – V) (CAM) Sigure 35. Address Patterns for PASR (A3 – 0, A4 – V) (CAM) Sigure 35. Deep Sleep Mode - Entry/Exit Timings (UF#, LE#, O.E# are Dont Table 24. Mode Register Optate and Deep Sleep Timing Sigure 55. Power Down Frogram Sigure 36. Address Patterns for PASR (A3 – 0, A4 – V) (CAM) Sigure 55. Standby Entry Timing after Read or Write Timing (UF#, LE#, O.E# are Dont Table 27. Address Patterns for PASR (A3 – 0, A4 – V) (CAM) Sigure 55. Standby Entry Timing (UF#, LE#, O.E# are Dont Table 28. Low Power ICC Characteristics (SizM) Sigure 55. Standby Entry Timing (UF#, LE#, O.E# are Dont Table 29. Low Power ICC Characteristics (SizM) Size Size Size Size Size Size Size Size				
(CE# ○ CE# = √I _L WE# = ZZ# = V _{III}). 92 Figure 29. Timing Waveform of Pead Cycle (WE# = ZZ# = V _{III}) 93 Figure 29. Timing Waveform of Page Mode Read Cycle (WE# = ZZ# = V _{III}). 94 Write Cycle (WE# = ZZ# = V _{III}). 95 Figure 30. Timing Waveform of Write Cycle (WE# CE# Contro). ZZ# = V _{III}). 95 Figure 31. Timing Waveform of Write Cycle (CE# Contro). ZZ# = V _{III}). 95 Figure 32. Timing Waveform of Write Cycle (CE# Contro). ZZ# = V _{III}). 95 Figure 32. Timing Waveform of Page Mode Write Cycle (CZ# = V _{III}). 95 Figure 32. Timing Waveform of Page Mode Write Cycle (ZZ# = V _{III}). 95 Figure 34. Mode Register Settings (or 64Mb). 97 Peop Siep Mode. 97 Figure 35. Deep Sieep Mode - Entry/Exit Timings (or 64Mb). 97 Figure 35. Deep Sieep Mode - Entry/Exit Timings (or 64Mb). 97 Figure 36. Deep Sieep Mode - Entry/Exit Timings (or 64Mb). 99 Figure 36. Deep Sieep Mode - Entry/Exit Timings (or 64Mb). 99 Figure 37. Mode Register Update and Deep Sieep Timings 99 Table 28. Address Patterns for PAR (A3 = 0, A=1) (164M). 99 Table 29. Low Power ICC Characteristics (16M). 101 Table 31. Address Patterns for PAR (A3 = 0, A=1) (16M). 101 Table 32. Low Power ICC Characteristics (16M). 101 Table 32. Low Power ICC Characteristics (16M). 101 Table 33. Address Patterns for PAR (A3 = 0, A=1) (16M). 101 Table 34. Address Patterns for PAR (A3 = 0, A=1) (16M). 101 Table 37. Address Patterns for PAR (A3 = 0, A=1) (16M). 101 Table 38. Address Patterns for PAR (A3 = 0, A=1) (16M). 101 Table 39. Low Power ICC Characteristics (16M). 101 Table 31. Address Patterns for PAR (A3 = 0, A=1) (16M). 101 Table 31. Address Patterns for PAR (A3 = 0, A=1) (16M). 101 Table 32. Low Power ICC Characteristics (16M). 101 Table 31. Address Patterns for PAR (A3 = 0, A=1) (16M). 101 Table 31. Address Patterns for PAR (A3 = 0, A=1) (16M). 101 Table 31. Address Patterns for PAR (A3 = 0, A=1) (16M). 101 Table 31. Address Patterns for PAR (A3 = 0, A=1) (16M). 101 Table 31. Address Patterns for PAR (A3 = 0, A=1) (16M). 101 Table 31. Address Patterns for PAR (A3 = 0, A=1)			Figure 42. Read Timing #4 (Page Address Access after CE1# C	Control
Figure 28. Timing Waveform of Page Mode Figure 43. Figure 43. Read Timing #5 (Random and Page Address Access for Springer 43. Triming Waveform of Write Cycle 95 Figure 30. Timing Waveform of Write Cycle 95 Figure 31. Timing Waveform of Write Cycle 95 Figure 32. Timing Waveform of Write Cycle 96 Figure 32. Timing Waveform of Write Cycle 96 Figure 32. Timing Waveform of Write Cycle 96 Figure 32. Timing Waveform of Page Mode Write 96 Fower Savings Modes 96 Figure 45. Write Timing #3.4 Write Timing #3.5 W		92	Access for 32M and 64M Only)	. 112
Write Cycle Space			Figure 43. Read Timing #5 (Random and Page Address Acces	ss for
Write Cycle		1110	32M and 64M Only)	. 113
Write Cycle		94	Write Timings	II3
Figure 30. Timing Waveform of Write Cycle (WE# Control, ZZ# = V _H)				
Figure 31. Timing Waveform of Write Cycle			Figure 45. Write Timing #2 (WE# Control)	. 114
Figure 31. Timing Waveform of Write Cycle	(WE# Control, ZZ# = V _{IH})	95		
Figure 32. Timing Waveform of Page Mode Write Cycle (ZZ# = V _{IH})	Figure 31. Timing Waveform of Write Cycle		(WE#/LB#/UB# Byte Write Control)	. 114
Figure 32. Timing Waveform of Page Mode Write Cycle (ZZ# = V _{IH})	(CE# Control, ZZ# = V _{IH})	95		
William	Figure 32. Timing Waveform of Page Mode Write		(WE#/LB#/UB# Byte Write Control)	. 115
Read/Write Timings	Cycle (ZZ# = V _{IH})	96		
Figure 49. Read/Write Timing #1-1 (CE1# Control) 116	Power Savings Modes	. 96		
Figure 49. Read/Write Iming #1-1 (CE# Control) 116	Partial Array Self Refresh (PAR)	96		
Deep Sleep Mode				. 116
Reduced Memory Size (for 32M and I6M)				
Other Mode Register Settings (for 64M)				
Figure 33. Mode Register 98 Figure 34. Mode Register UpdateTimings (UB#, LB#, OE# are Don't Care)				. 117
Figure 34. Mode Register UpdateTimings (UB#, LB#, OE# are Don't Care)				447
Section				
Figure 35. Deep Sleep Mode - Entry/Exit Timings (for 64M) 99 Figure 36. Deep Sleep Mode - Entry/Exit Timings (for 32M and 16M) 99 Table 24. Mode Register Update and Deep Sleep Timings 99 Table 25. Address Patterns for PASR (A4=1) (64M) 99 ICC Characteristics 100 Table 26. Deep ICC Characteristics (for 64Mb) 100 Table 27. Address Patterns for PAR (A3=0, A4=1) (32M) 100 Table 29. Low Power ICC Characteristics (32M) 101 Table 30. Address Patterns for RMS (A3 = 1, A4 = 1) (16M) 101 Table 31. Address Patterns for RMS (A3 = 1, A4 = 1) (16M) 101 Table 32. Low Power ICC Characteristics (12M) 101 Table 32. Low Power ICC Characteristics (16M) 101 Table 32. Low Power ICC Characteristics (12M) 101 Table 32. Low Power ICC Character				
Figure 36. Deep Sleep Mode - Entry/Exit Timings (for 32M and 16M)	,			
(for 32M and 16M) 99 Table 24. Mode Register Update and Deep Sleep Timings 99 Table 25. Address Patterns for PASR (A4=1) (64M) 99 ICC Characteristics 100 Table 26. Deep ICC Characteristics (for 64Mb) 100 Table 27. Address Patterns for PAR (A3= 0, A4=1) (32M) 100 Table 28. Address Patterns for RMS (A3 = 1, A4 = 1) (32M) 100 Table 29. Low Power ICC Characteristics (32M) 101 Table 30. Address Patterns for PAR (A3= 0, A4=1) (16M) 101 Table 31. Address Patterns for RMS (A3 = 1, A4 = 1) (16M) 101 Table 32. Low Power ICC Characteristics (16M) 101 Teatures 102 Pin Description 102 Features 102 Power Down (for 32M, 64M Only) 103 Power Down Program Sequence 104 Power Down Program Sequence 104 Table 33. Read/Write Characteristics (V _{CC} =2.7-3.3V) 126 <td></td> <td> , ,</td> <td></td> <td></td>		, ,		
Table 24. Mode Register Update and Deep Sleep Timings 99 Table 25. Address Patterns for PASR (A4=1) (64M) 99 ICC Characteristics 100 Table 26. Deep ICC Characteristics (for 64Mb) 100 Table 27. Address Patterns for PAR (A3= 0, A4=1) (32M) 100 Table 28. Address Patterns for RMS (A3 = 1, A4 = 1) (32M) 100 Table 30. Address Patterns for PAR (A3= 0, A4=1) (16M) 101 Table 31. Address Patterns for RMS (A3 = 1, A4 = 1) (16M) 101 Table 32. Low Power ICC Characteristics (16M) 101 Table 32. Low Power ICC Characteristics (16M) 101 Post Matter Spatterns for PAR (A3= 0, A4=1) (16M) 101 Byte Mode 121 Byte Mode 122 Absolute Maximum Ratings 122 Absolute Maximum Ratings 123 DC Operating Characteristics 123 AC Operating Conditions 126 Figure 58. AC Output Load 126 Figure 58. AC Output Load 126 AC Characteristics 126 AC Characteristics 126 AC Characteristics 126 AC Characteristics 126 AC Charact		99		
Table 25. Address Patterns for PASR (A4=1) (64M) 99 ICC Characteristics 100 Table 26. Deep ICC Characteristics (for 64Mb) 100 Table 27. Address Patterns for PAR (A3= 0, A4=1) (32M) 100 Table 28. Address Patterns for RMS (A3 = 1, A4 = 1) (32M) 100 Table 29. Low Power ICC Characteristics (32M) 101 Table 30. Address Patterns for PAR (A3= 0, A4=1) (16M) 101 Table 31. Address Patterns for RMS (A3 = 1, A4 = 1) (16M) 101 Table 32. Low Power ICC Characteristics (16M) 101 Byte Mode 121 8M Version D 122 Absolute Maximum Ratings 122 Absolute Maximum Ratings 123 DC Characteristics 123 AC Operating Conditions 126 Figure 58. AC Output Load 126 AC Characteristics 126 AC Characteristics 126 AC Characteristics 126 Table 33. Read/Write Characteristics (V _{CC} =2.7-3.3V) 126			rigure 57. Power Down Program mining (for 32W/64W Only)	. 119
ICC Characteristics			T LCDAM	
Table 26. Deep ICC Characteristics (for 64Mb) 100 100 120			Type I SKAM	
Table 27. Address Patterns for PAR (A3= 0, A4=1) (32M) 100 Table 28. Address Patterns for RMS (A3 = 1, A4 = 1) (32M) 100 Table 29. Low Power ICC Characteristics (32M) 101 Table 30. Address Patterns for PAR (A3= 0, A4=1) (16M) 101 Table 31. Address Patterns for RMS (A3 = 1, A4 = 1) (16M) 101 Table 32. Low Power ICC Characteristics (16M) 101 Byte Mode 121 Byte Mode 122 Absolute Maximum Ratings 122 Absolute Maximum Ratings 123 Capacitance 123 Power Down (for 32M, 64M Only) 103 Power Down 103 Power Down Program Sequence 104 AC Characteristics 126 Table 33. Read/Write Characteristics (V _{CC} =2.7-3.3V) 126			Common Features	120
Table 28. Address Patterns for RMS (A3 = 1, A4 = 1) (32M) 100 100 120 Table 29. Low Power ICC Characteristics (32M)	•			
Table 29. Low Power ICC Characteristics (32M)	Table 28. Address Patterns for RMS $(A3 = 1, A4 = 1)$ $(32M)$	100	•	
Byte Mode 121 122 123 124 124 125				
Table 32. Low Power ICC Characteristics (16M) 101 8M Version D 122	Table 30. Address Patterns for PAR (A3= 0, A4=1) (16M)	101		
Absolute Maximum Ratings 122	Table 31. Address Patterns for RMS (A3 = 1, A4 = 1) (16M)	101		
pSRAM Type 7 DC Characteristics 123 Features 102 Capacitance 123 Pin Description 102 DC Operating Characteristics 123 Power Down (for 32M, 64M Only) 103 Test Conditions 126 Power Down Program Sequence 104 AC Operating Conditions 126 Figure 58. AC Output Load 126 AC Characteristics 126 Table 33. Read/Write Characteristics (V _{CC} =2.7-3.3V) 126	Table 32. Low Power ICC Characteristics (16M)	101	8M Version D	I22
pSRAM Type 7 DC Characteristics 123 Features 102 Capacitance 123 Pin Description 102 DC Operating Characteristics 123 Power Down (for 32M, 64M Only) 103 Test Conditions 126 Power Down Program Sequence 104 AC Operating Conditions 126 Figure 58. AC Output Load 126 AC Characteristics 126 Table 33. Read/Write Characteristics (V _{CC} =2.7-3.3V) 126			Absolute Maximum Ratings	122
Features IO2 Capacitance I23 Pin Description IO2 DC Operating Characteristics I23 Functional Description IO3 AC Operating Conditions I26 Power Down (for 32M, 64M Only) IO3 Figure 58. AC Output Load 126 Power Down Program Sequence IO4 AC Characteristics I26 AC Characteristics I26 Table 33. Read/Write Characteristics (V _{CC} =2.7-3.3V) 126	pSRAM Type 7		——————————————————————————————————————	
Pin Description I02 Functional Description I03 Power Down (for 32M, 64M Only) I03 Power Down Program Sequence I04 Power Down Program Sequence I04 AC Operating Conditions I26 Test Conditions I26 Figure 58. AC Output Load 126 AC Characteristics I26 Table 33. Read/Write Characteristics (V _{CC} =2.7-3.3V) 126	• • • • • • • • • • • • • • • • • • • •			
Functional Description 103 Power Down (for 32M, 64M Only) 103 Power Down 103 Power Down Program Sequence 104 AC Operating Conditions 126 Test Conditions 126 Figure 58. AC Output Load 126 AC Characteristics 126 Table 33. Read/Write Characteristics (V _{CC} =2.7-3.3V) 126	Features	102		
Functional Description 103 Power Down (for 32M, 64M Only) 103 Power Down 103 Power Down Program Sequence 104 AC Characteristics 126 AC Characteristics 126 Table 33. Read/Write Characteristics (V _{CC} =2.7-3.3V) 126	Pin Description	102	· · · · · · · · · · · · · · · · · · ·	
Power Down (for 32M, 64M Only) 103 Power Down Down Program Sequence 103 AC Characteristics 126 Table 33. Read/Write Characteristics (V _{CC} =2.7-3.3V) 126	-		· -	
Power Down Program Sequence 103 Power Down Program Sequence 104 Table 33. Read/Write Characteristics (V _{CC} =2.7-3.3V) 126				
Power Down Program Sequence			·	
Table 55. Read/Write Characteristics (VCC-2.7-5.5V)			AC Characteristics	126
Address Key	• ,		Table 33. Read/Write Characteristics (V _{CC} =2.7-3.3V)	126
	Address Key	104	Data Retention Characteristics	127



ı	ming Diagrams	128
	Figure 59. Timing Waveform of Read Cycle(1) (Address Contro	
	$CS#1=OE#=V_{II}$, $CS2=WE#=V_{IH}$, $UB#$ and/or $LB#=V_{II}$)	128
	Figure 60. Timing Waveform of Read Cycle(2) (WE#=V _{IH} , if B)	/TE
	is Low, Ignore UB#/LB# Timing)	129
	Figure 61. Timing Waveform of Write Cycle(1) (WE# controlled	d, if
	BYTE# is Low, Ignore UB#/LB# Timing)	129
	Figure 62. Timing Waveform of Write Cycle(2) (CS# controlled	d, if


BYTE# is Low, Ignore UB#/LB# Timing)	130
Figure 63. Timing Waveform of Write Cycle(3) (UB#, LB#	
controlled)	130
Figure 64. Data Retention Waveform	131

Revision Summary

6 S7IGL064A based MCPs S7IGL064A_00_A2 February 8, 2005



MCP Block Diagram






Connection Diagram (S7IGL064A)

56-ball Fine-Pitch Ball Grid Array

(Top View, Balls Facing Down)



Legend Shared (Note 1) Flash only RAM only Reserved for Future Use

Notes:

- 1. May be shared depending on density.
 - A19 is shared for the 16M pSRAM and above configurations.
 - A18 is shared for the 8M (p)SRAM and above configurations.

МСР	Flash-only Addresses	Shared Addresses
S71GL064AA0	A21-A20	A19-A0
S71GL064A0A	A21-A20	A19-A0
S71GL064A80	A21-A19	A18-A0
S71GL064A08	A21-A19	A18-A0

Special Handling Instructions For FBGA Package

Special handling is required for Flash Memory products in FBGA packages.

Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.


8 S71GL064A based MCPs S71GL064A 00 A2 February 8, 2005



Pin Description

A21-A0 22 Address Inputs (Common and Flash only) DQ15-DQ0 16 Data Inputs/Outputs (Common) CE1#f Chip Enable (Flash) CE1#s Chip Enable 1 (pSRAM/SRAM) CE2s Chip Enable 2 (pSRAM/SRAM) OE# Output Enable (Common) WE# Write Enable (Common) RY/BY# Ready/Busy Output (Flash 1) UB# Upper Byte Control (pSRAM/SRAM) LB# Lower Byte Control (pSRAM/SRAM) RESET# Hardware Reset Pin, Active Low (Flash) WP#/ACC Hardware Write Protect/Acceleration Pin (Flash) Flash 3.0 volt-only single power supply (see Product $V_{CC}f$ Selector Guide for speed options and voltage supply tolerances) V_{CCS} pSRAM/SRAM Power Supply Device Ground (Common) V_{SS} NC Pin Not Connected Internally


Logic Symbol





Ordering Information

The order number is formed by a valid combinations of the following:



S71GL064A based MCPs S71GL064A 00 A2 February 8, 2005



S7IGL064A Valid Combinations				(p)SRAM Type/			
Base Ordering Part Number	Package & Temperature	Package Modifier/Model Number	Packing Type	Speed Options (ns)/Boot Sector Option	Access Time (ns)	Package Marking	
S71GL064A80		OK		100 / Bottom Boot Sector	pSDAM1 / 70		
S71GL064A80		OP		100 / Top Boot Sector	pSRAM1/70		
S71GL064A08		OB		100 / Bottom Boot Sector	SDAM1 / 70		
S71GL064A08		OF		100 / Top Boot Sector	SRAM1 / 70		
S71GL064AA0	BAW	OK	0, 2, 3 (Note 1)	100 / Bottom Boot Sector	pSDAM1 / 70		
S71GL064AA0	DAVV	OP	0, 2, 3 (Note 1)	0, 2, 3 (Note 1)	100 / Top Boot Sector	pSRAM1/70	
S71GL064AA0		OU		100 / Bottom Boot Sector	pSRAM7 / 70		
S71GL064AA0		0Z		100 / Top Boot Sector	pskawi///o		
S71GL064A0A		OB		100 / Bottom Boot Sector	CDAM1 / 70		
S71GL064A0A		OF		100 / Top Boot Sector	SRAM1 / 70		
S71GL064A80		OK		100 / Bottom Boot Sector	~CDAM1 / 70		
S71GL064A80		OP		100 / Top Boot Sector	pSRAM1/70		
S71GL064A08		OB		100 / Bottom Boot Sector	CDAM1 / 70	TLC056	
S71GL064A08		OF		100 / Top Boot Sector	SRAM1 / 70		
S71GL064AA0	DEW	OK	0 0 0 (N-+- 1)	100 / Bottom Boot Sector	pSRAM1 / 70		
S71GL064AA0	BFW	OP	0, 2, 3 (Note 1)	100 / Top Boot Sector			
S71GL064AA0		OU		100 / Bottom Boot Sector			
S71GL064AA0		0Z		100 / Top Boot Sector			
S71GL064A0A		OB		100 / Bottom Boot Sector			
S71GL064A0A		OF		100 / Top Boot Sector	SRAM1 / 70		
S71GL064A80		OK		100 / Bottom Boot Sector	pSRAM1/ 70	110056	
S71GL064A80		OP		100 / Top Boot Sector	pskalvii/ /U		
S71GL064A08		OB		100 / Bottom Boot Sector	SRAM1 / 70		
S71GL064A08		OF		100 / Top Boot Sector	SKAWIT / 70		
S71GL064AA0	BAI	OK	0, 2, 3 (Note 1)	100 / Bottom Boot Sector	pSRAM1/70		
S71GL064AA0	DAI	OP	0, 2, 3 (Note 1)	100 / Top Boot Sector	pskalvii/ /U		
S71GL064AA0		OU		100 / Bottom Boot Sector	pSRAM7 / 70		
S71GL064AA0		0Z		100 / Top Boot Sector	pskawi///o		
S71GL064A0A		OB		100 / Bottom Boot Sector	SRAM1 / 70		
S71GL064A0A		OF		100 / Top Boot Sector	SKAWIT / 70		
S71GL064A80		OK		100 / Bottom Boot Sector	pSRAM1/ 70		
S71GL064A80		OP		100 / Top Boot Sector	pskalvii/ /U		
S71GL064A08		OB		100 / Bottom Boot Sector	SRAM1 / 70		
S71GL064A08		OF		100 / Top Boot Sector	SKAWIT / 70		
S71GL064AA0	BFI	OK	0 2 2 (Note 1)	100 / Bottom Boot Sector	»CDAM1 / 70		
S71GL064AA0	DFI	OP	0, 2, 3 (Note 1)	100 / Top Boot Sector	pSRAM1/70		
S71GL064AA0		OU		100 / Bottom Boot Sector	nCDAM7 / 70		
S71GL064AA0		0Z		100 / Top Boot Sector	pSRAM7 / 70		
S71GL064A0A		OB		100 / Bottom Boot Sector	SDAM1 / 70		
S71GL064A0A		OF		100 / Top Boot Sector	SRAM1 / 70		

Notes

1. Type 0 is standard. Specify other options as required.


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.



Physical Dimensions

TLC056—56-ball Fine-Pitch Ball Grid Array (FBGA) 9 x 7 mm Package



PACKAGE	TLC 056			
JEDEC	N/A			
DxE	9.0	0 mm x 7.00 PACKAGE	mm	
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.20	PROFILE
A1	0.20			BALL HEIGHT
A2	0.81		0.97	BODY THICKNESS
D		9.00 BSC.		BODY SIZE
Е	7.00 BSC.			BODY SIZE
D1	5.60 BSC.			MATRIX FOOTPRINT
E1		5.60 BSC.		MATRIX FOOTPRINT
MD		8		MATRIX SIZE D DIRECTION
ME		8		MATRIX SIZE E DIRECTION
n		56		BALL COUNT
φb	0.35 0.40 0.45		0.45	BALL DIAMETER
eЕ	0.80 BSC.			BALL PITCH
eD	0.80 BSC			BALL PITCH
SD/SE	0.40 BSC.			SOLDER BALL PLACEMENT
	A1,A8,D4,D5,E4,E5,H1,H8		i,H1,H8	DEPOPULATED SOLDER BALLS

NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 $\ensuremath{\mathsf{n}}$ IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.



DIAMETER IN A PLANE PARALLEL TO DATUM C.

SD AND SE ARE MEASURED WITH RESPECT TO DATU

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\left[\text{e/2} \right]$

8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

9. N/A

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3348 \ 16-038.22a

S29GLxxxA MirrorBit™ Flash Family

Stacked Multi-Chip Product (MCP) Flash Memory and RAM 64 Megabit (4 M x 16-bit) CMOS 3.0 Volt-only Page Mode Flash Memory and 16/8 Megabit (IM/512K x 16-bit) Pseudo Static RAM / Static RAM



Data Sheet

ADVANCE INFORMATION

Distinctive Characteristics

Architectural Advantages

- Single power supply operation
 - 3 volt read, erase, and program operations
- Manufactured on 200 nm MirrorBit process technology
- Secured Silicon Sector region
 - 128-word/256-byte sector for permanent, secure identification through an 8-word/16-byte random Electronic Serial Number, accessible through a command sequence
 - May be programmed and locked at the factory or by the customer

Flexible sector architecture

- 64Mb (uniform sector models): 128 32 Kword (64 KB) sectors or 128 32 Kword sectors
- 64Mb (boot sector models): 127 32 Kword (64 KB) sectors + 8 4Kword (8KB) boot sectors

Compatibility with JEDEC standards

- Provides pinout and software compatibility for singlepower supply flash, and superior inadvertent write protection
- 100,000 erase cycles typical per sector
- 20-year data retention typical

Performance Characteristics

- High performance
 - 100 ns access time
 - 4-word/8-byte page read buffer
 - 25 ns page read times
 - 16-word/32-byte write buffer, which reduces overall programming time for multiple-word updates

Low power consumption (typical values at 3.0 V, 5 MHz)

- 18 mA typical active read current
- 50 mA typical erase/program current
- 1 μA typical standby mode current

Software & Hardware Features

Software features

- Program Suspend & Resume: read other sectors before programming operation is completed
- Erase Suspend & Resume: read/program other sectors before an erase operation is completed
- Data# polling & toggle bits provide status
- CFI (Common Flash Interface) compliant: allows host system to identify and accommodate multiple flash devices
- Unlock Bypass Program command reduces overall multiple-word programming time

Hardware features

- Sector Group Protection: hardware-level method of preventing write operations within a sector group
- Temporary Sector Unprotect: VID-level method of charging code in locked sectors
- WP#/ACC input accelerates programming time (when high voltage is applied) for greater throughput during system production. Protects first or last sector regardless of sector protection settings on uniform sector models
- Hardware reset input (RESET#) resets device
- Ready/Busy# output (RY/BY#) detects program or erase cycle completionDistinctive Characteristics



General Description

The S29GL064A is a 64 Mb, organized as 4,194,304 words or 8,388,608 bytes.

Access times as fast as 90 ns are available. Note that each access time has a specific operating voltage range (VCC) as specified in the Product Selector Guide section. Each device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.

Each device requires only a **single 3.0 volt power supply** for both read and write functions. In addition to a VCC input, a high-voltage **accelerated program (ACC)** feature provides shorter programming times through increased current on the WP#/ACC input. This feature is intended to facilitate factory throughput during system production, but may also be used in the field if desired.

The device is entirely command set compatible with the **JEDEC single-power-supply Flash standard**. Commands are written to the device using standard microprocessor write timing. Write cycles also internally latch addresses and data needed for the programming and erase operations.

The **sector erase architecture** allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Device programming and erasure are initiated through command sequences. Once a program or erase operation has begun, the host system need only poll the DQ7 (Data# Polling) or DQ6 (toggle) **status bits** or monitor the **Ready/Busy# (RY/BY#)** output to determine whether the operation is complete. To facilitate programming, an **Unlock Bypass** mode reduces command sequence overhead by requiring only two write cycles to program data instead of four.

Hardware data protection measures include a low VCC detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of sectors of memory. This can be achieved in-system or via programming equipment.

The **Erase Suspend/Erase Resume** feature allows the host system to pause an erase operation in a given sector to read or program any other sector and then complete the erase operation. The **Program Suspend/Program Resume** feature enables the host system to pause a program operation in a given sector to read any other sector and then complete the program operation.

The **hardware RESET#** pin terminates any operation in progress and resets the device, after which it is then ready for a new operation. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the host system to read boot-up firmware from the Flash memory device.

The device reduces power consumption in the **standby mode** when it detects specific voltage levels on CE# and RESET#, or when addresses have been stable for a specified period of time.

The **Write Protect (WP#)** feature protects the first or last sector by asserting a logic low on the WP#/ACC pin or WP# pin, depending on model number. The protected sector will still be protected even during accelerated programming.

The **Secured Silicon Sector** provides a 128-word/256-byte area for code or data that can be permanently protected. Once this sector is protected, no further changes within the sector can occur.

Spansion MirrorBit flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via hot-hole assisted erase. The data is programmed using hot electron injection.




Product Selector Guide

S29GL064A

Part Number	S29GL064A
Speed Option	100
Max. Access Time (ns)	100
Max. CE# Access Time (ns)	100
Max. Page Access Time (ns)	25
Max. OE# Access Time (ns)	25



Block Diagram



S7IGL064A based MCPs S7IGL064A_00_A2 February 8, 2005




Pin Descriptions

A21-A0 22 Address inputs A20-A0 21 Address inputs DQ7-DQ0 8 Data inputs/outputs DQ14-DQ0 15 Data inputs/outputs DQ15/A-1 DQ15 (Data input/output, word mode), A-1 (LSB Address input, byte mode) CE# Chip Enable input OE# Output Enable input WE# Write Enable input WP#/ACC Hardware Write Protect input/Programming Acceleration input ACC Acceleration input WP# Hardware Write Protect input Hardware Reset Pin input RESET# RY/BY# Ready/Busy output V_{CC} 3.0 volt-only single power supply (see Product Selector Guide for speed options and voltage supply tolerances) V_{SS} **Device Ground** NC Pin Not Connected Internally Output Buffer Power V_{IO}


Logic Symbols

S29GL064A (Models RI, R2)







\$29GL064A (Models R3, R4)



S29GL064A (Model R5)



S29GL064A (Model R6, R7)



S7IGL064A based MCPs S7IGL064A_00_A2 February 8, 2005



Device Bus Operations

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

Operation	CE#	OE#	WE#	RESET#	WP#	ACC	Addresses (Note I)	DQ0-DQI5
Read	L	L	Н	Н	Х	Х	A _{IN}	D _{OUT}
Write (Program/Erase)	L	Н	L	Н	(Note 3)	Х	A _{IN}	(Note 4)
Accelerated Program	L	Н	L	Н	(Note 3)	V _{HH}	A _{IN}	(Note 4)
Standby	V _{CC} ± 0.3 V	Х	Х	V _{CC} ± 0.3 V	Х	Н	Х	High-Z
Output Disable	L	Н	Н	Н	Х	Х	Х	High-Z
Reset	Х	Х	Х	L	Х	Х	Х	High-Z
Sector Group Protect (Note 2)	L	Н	L	V _{ID}	Н	Х	SA, A6 =L, A3=L, A2=L, A1=H, A0=L	(Note 4)
Sector Group Unprotect (Note 2)	L	Н	L	V _{ID}	Н	Х	SA, A6=H, A3=L, A2=L, A1=H, A0=L	(Note 4)
Temporary Sector Group Unprotect	Х	Х	Х	V _{ID}	Н	Х	A _{IN}	(Note 4)

Table I. Device Bus Operations

Legend: $L = Logic Low = V_{IL}$, $H = Logic High = V_{IH}$, $V_{ID} = 11.5 - 12.5 V$, $V_{HH} = 11.5 - 12.5 V$, X = Don't Care, SA = Sector Address, $A_{IN} = Address In$, $D_{IN} = Data In$, $D_{OUT} = Data Out$

Notes:

- 1. Addresses are Amax: A0 in word mode; Amax: A-1 in byte mode. Sector addresses are Amax: A15 in both modes.
- 2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the "Sector Group Protection and Unprotection" section.
- 3. If WP# = V_{IL}, the first or last sector remains protected (for uniform sector devices), and the two outer boot sectors are protected (for boot sector devices). If WP# = V_{IH}, the first or last sector, or the two outer boot sectors will be protected or unprotected as determined by the method described in "Sector Group Protection and Unprotection". All sectors are unprotected when shipped from the factory (The Secured Silicon Sector may be factory protected depending on version ordered.)
- 4. D_{IN} or D_{OUT} as required by command sequence, data polling, or sector protect algorithm (see Figure 2).

Requirements for Reading Array Data

To read array data from the outputs, the system must drive the CE# and OE# pins to V_{IL} . CE# is the power control and selects the device. OE# is the output control and gates array data to the output pins. WE# should remain at V_{IH} .

The internal state machine is set for reading array data upon device power-up, or after a hard-ware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce



valid data on the device data outputs. The device remains enabled for read access until the command register contents are altered.

See "Reading Array Data" for more information. Refer to the AC Read-Only Operations table for timing specifications and the timing diagram. Refer to the DC Characteristics table for the active current specification on reading array data.

Page Mode Read

The device is capable of fast page mode read and is compatible with the page mode Mask ROM read operation. This mode provides faster read access speed for random locations within a page. The page size of the device is 4 words/8 bytes. The appropriate page is selected by the higher address bits A(max)–A2. Address bits A1–A0 in word mode (A1–A-1 in byte mode) determine the specific word within a page. This is an asynchronous operation; the microprocessor supplies the specific word location.

The random or initial page access is equal to t_{ACC} or t_{CE} and subsequent page read accesses (as long as the locations specified by the microprocessor falls within that page) is equivalent to t_{PACC} . When CE# is deasserted and reasserted for a subsequent access, the access time is t_{ACC} or t_{CE} . Fast page mode accesses are obtained by keeping the "read-page addresses" constant and changing the "intra-read page" addresses.

Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# to V_{II} , and OE# to V_{IH} .

The device features an **Unlock Bypass** mode to facilitate faster programming. Once the device enters the Unlock Bypass mode, only two write cycles are required to program a word, instead of four. The "Word Program Command Sequence" section has details on programming data to the device using both standard and Unlock Bypass command sequences.

An erase operation can erase one sector, multiple sectors, or the entire device.

Refer to the DC Characteristics table for the active current specification for the write mode. The AC Characteristics section contains timing specification tables and timing diagrams for write operations.

Write Buffer

Write Buffer Programming allows the system write to a maximum of 16 words/32 bytes in one programming operation. This results in faster effective programming time than the standard programming algorithms. See "Write Buffer" for more information.

Accelerated Program Operation

The device offers accelerated program operations through the ACC function. This is one of two functions provided by the WP#/ACC or ACC pin, depending on model number. This function is primarily intended to allow faster manufacturing throughput at the factory.

If the system asserts V_{HH} on this pin, the device automatically enters the aforementioned Unlock Bypass mode, temporarily unprotects any protected sector groups, and uses the higher voltage on the pin to reduce the time required for program operations. The system would use a two-cycle program command sequence as required by the Unlock Bypass mode. Removing V_{HH} from the WP#/ACC or ACC pin, depending on model number, returns the device to normal operation. Note that the WP#/ACC or ACC pin must not be at V_{HH} for operations other than accelerated programming, or device damage may result. WP# has an internal pullup; when unconnected, WP# is at V_{IH} .



Autoselect Functions

If the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ7–DQ0. Standard read cycle timings apply in this mode. Refer to the "Autoselect Mode" section on page 29 and "Autoselect Command Sequence" section on page 41 sections for more information.

Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE# and RESET# pins are both held at $V_{IO} \pm 0.3$ V. (Note that this is a more restricted voltage range than V_{IH} .) If CE# and RESET# are held at V_{IH} , but not within $V_{IO} \pm 0.3$ V, the device will be in the standby mode, but the standby current will be greater. The device requires standard access time (t_{CE}) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.

Refer to the "DC Characteristics" section on page 60 for the standby current specification.

Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for $t_{ACC} + 30$ ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. Refer to the "DC Characteristics" section on page 60 for the automatic sleep mode current specification.

RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of t_{RP} , the device immediately terminates any operation in progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at $V_{SS}\pm0.3$ V, the device draws CMOS standby current (I_{CC5}). If RESET# is held at V_{IL} but not within $V_{SS}\pm0.3$ V, the standby current will be greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

Refer to the AC Characteristics tables for RESET# parameters and to Figure 15 for the timing diagram.

Output Disable Mode

When the OE# input is at V_{IH}, output from the device is disabled. The output pins are placed in the high impedance state.



Table 2. S29GL064A Top Boot Sector Architecture

Sector	Sector Address A2I-AI2	Sector Size (KBs/Kwords)	(x8) Address Range	(x16) Address Range	
SA0	0000000xxx	64/32	000000h-00FFFFh 00000h-07FFFh		
SAI	000000lxxx	64/32	0I0000h-0IFFFFh	08000h-0FFFFh	
SA2	0000010xxx	64/32	020000h-02FFFFh	I0000h–I7FFFh	
SA3	00000llxxx	64/32	030000h-03FFFFh	I8000h–IFFFFh	
SA4	0000100xxx	64/32	040000h-04FFFFh	20000h–27FFFh	
SA5	0000101xxx	64/32	050000h-05FFFFh	28000h–2FFFFh	
SA6	0000II0xxx	64/32	060000h-06FFFFh	30000h-37FFFh	
SA7	0000IIIxxx	64/32	070000h-07FFFFh	38000h–3FFFFh	
SA8	0001000xxx	64/32	080000h-08FFFFh	40000h-47FFFh	
SA9	0001001xxx	64/32	090000h-09FFFFh	48000h–4FFFFh	
SAI0	0001010xxx	64/32	0A0000h-0AFFFFh	50000h-57FFFh	
SAII	00010IIxxx	64/32	0B0000h-0BFFFFh	58000h–5FFFFh	
SAI2	000II00xxx	64/32	0C0000h-0CFFFFh	60000h–67FFFh	
SAI3	000II0Ixxx	64/32	0D0000h-0DFFFFh	68000h–6FFFFh	
SAI4	000II0Ixxx	64/32	0E0000h-0EFFFFh	70000h–77FFFh	
SAI5	000IIIIxxx	64/32	0F0000h-0FFFFh	78000h–7FFFFh	
SAI6	0010000xxx	64/32	I00000h-00FFFFh	80000h-87FFFh	
SAI7	0010001xxx	64/32	II0000h–IIFFFFh	88000h-8FFFFh	
SAI8	0010010xxx	64/32	I20000h–I2FFFFh	90000h-97FFFh	
SAI9	00I00IIxxx	64/32	I30000h–I3FFFFh	98000h–9FFFFh	
SA20	0010100xxx	64/32	I40000h–I4FFFFh	A0000h–A7FFFh	
SA2I	0010101xxx	64/32	I50000h–I5FFFFh	A8000h–AFFFFh	
SA22	0010110xxx	64/32	I60000h–I6FFFFh	B0000h-B7FFFh	
SA23	0010111xxx	64/32	I70000h–I7FFFFh	B8000h-BFFFFh	
SA24	00II000xxx	64/32	I80000h-I8FFFFh	C0000h-C7FFFh	
SA25	00II00lxxx	64/32	I90000h-I9FFFFh	C8000h-CFFFFh	
SA26	0011010xxx	64/32	IA0000h-IAFFFFh	D0000h-D7FFFh	
SA27	00II0IIxxx	64/32	IB0000h-IBFFFFh	D8000h–DFFFFh	
SA28	00II000xxx	64/32	IC0000h–ICFFFFh	E0000h-E7FFFh	
SA29	00III0lxxx	64/32	ID0000h–IDFFFFh E8000h–EFFFFh		
SA30	00IIII0xxx	64/32	IE0000h-IEFFFFh	F0000h-F7FFFh	
SA3I	00IIIIIxxx	64/32	IF0000h–IFFFFFh	F8000h–FFFFFh	
SA32	0100000xxx	64/32	200000h–20FFFFh	F9000h-I07FFFh	
SA33	0100001xxx	64/32	2I0000h–2IFFFFh	I08000h-I0FFFFh	
SA34	0100010xxx	64/32	220000h–22FFFFh	II0000h–II7FFFh	
SA35	01010IIxxx	64/32	230000h–23FFFFh	II8000h–IIFFFFh	



Table 2. S29GL064A Top Boot Sector Architecture (Continued)

Sector	Sector Address A2I-AI2	Sector Size (KBs/Kwords)	(x8) Address Range	(xl6) Address Range		
SA36	0100100xxx	64/32	240000h–24FFFFh	I20000h–I27FFFh		
SA37	0100101xxx	64/32	250000h–25FFFFh	I28000h–I2FFFFh		
SA38	0100110xxx	64/32	260000h–26FFFFh	I30000h–I37FFFh		
SA39	0100IIIxxx	64/32	270000h–27FFFFh	I38000h–I3FFFFh		
SA40	0101000xxx	64/32	280000h–28FFFFh	I40000h-I47FFFh		
SA4I	0101001xxx	64/32	290000h–29FFFFh	I48000h-I4FFFFh		
SA42	0101010xxx	64/32	2A0000h–2AFFFFh	I50000h–I57FFFh		
SA43	0101011xxx	64/32	2B0000h–2BFFFFh	I58000h–I5FFFFh		
SA44	0101100xxx	64/32	2C0000h–2CFFFFh	I60000h–I67FFFh		
SA45	0101101xxx	64/32	2D0000h–2DFFFFh	I68000h–I6FFFFh		
SA46	0101110xxx	64/32	2E0000h–2EFFFFh	I70000h–I77FFFh		
SA47	010IIIIxxx	64/32	2F0000h–2FFFFFh	178000h–17FFFFh		
SA48	0110000xxx	64/32	300000h-30FFFFh	180000h-187FFFh		
SA49	0II000lxxx	64/32	3I0000h–3IFFFFh	I88000h–I8FFFFh		
SA50	0110010xxx	64/32	320000h-32FFFFh	190000h-197FFFh		
SA5I	0II00IIxxx	64/32	330000h-33FFFFh	198000h-19FFFFh		
SA52	0100100xxx	64/32	340000h-34FFFFh	IA0000h-IA7FFFh		
SA53	0110101xxx	64/32	350000h–35FFFFh	IA8000h-IAFFFFh		
SA54	0II0II0xxx	64/32	360000h–36FFFFh	IB0000h-IB7FFFh		
SA55	0II0IIIxxx	64/32	370000h–37FFFFh	IB8000h-IBFFFFh		
SA56	0III000xxx	64/32	380000h–38FFFFh	IC0000h–IC7FFFh		
SA57	0III00lxxx	64/32	390000h-39FFFFh	IC8000h–ICFFFFh		
SA58	0III0I0xxx	64/32	3A0000h–3AFFFFh	ID0000h-ID7FFFh		
SA59	OIIIOIIxxx	64/32	3B0000h–3BFFFFh	ID8000h-IDFFFFh		
SA60	0IIII00xxx	64/32	3C0000h–3CFFFFh	IE0000h–IE7FFFh		
SA6I	0IIII0lxxx	64/32	3D0000h–3DFFFFh	IE8000h-IEFFFFh		
SA62	0IIIII0xxx	64/32	3E0000h–3EFFFFh	IF0000h-IF7FFFh		
SA63	0IIIII1xxx	64/32	3F0000h–3FFFFFh	IF8000h-IFFFFFh		
SA64	1000000xxx	64/32	400000h-40FFFFh	200000h-207FFFh		
SA65	1000001xxx	64/32	4I0000h-4IFFFFh	208000h-20FFFFh		
SA66	1000010xxx	64/32	420000h42FFFFh	210000h-217FFFh		
SA67	I0000IIxxx	64/32	430000h-43FFFFh	2I8000h–2IFFFFh		
SA68	1000100xxx	64/32	440000h-44FFFFh	220000h–227FFFh		
SA69	1000101xxx	64/32	450000h45FFFFh	228000h-22FFFFh		
SA70	1000110xxx	64/32	460000h-46FFFFh	230000h–237FFFh		
SA7I	I000IIIxxx	64/32	470000h-47FFFFh	238000h–23FFFFh		



Table 2. S29GL064A Top Boot Sector Architecture (Continued)

Sector	Sector Address A2I-AI2	Sector Size (KBs/Kwords)	(x8) Address Range	(xl6) Address Range		
SA72	1001000xxx	64/32	480000h-48FFFFh	240000h-247FFFh		
SA73	1001001xxx	64/32	490000h-49FFFFh	248000h-24FFFFh		
SA74	1001010xxx	64/32	4A0000h-4AFFFFh	250000h-257FFFh		
SA75	I00I0IIxxx	64/32	4B0000h–4BFFFFh	258000h-25FFFFh		
SA76	1001100xxx	64/32	4C0000h-4CFFFFh	260000h-267FFFh		
SA77	I00II0Ixxx	64/32	4D0000h–4DFFFFh	268000h-26FFFFh		
SA78	I00III0xxx	64/32	4E0000h-4EFFFFh	270000h-277FFFh		
SA79	I00IIIIxxx	64/32	4F0000h–4FFFFFh	278000h-27FFFFh		
SA80	1010000xxx	64/32	500000h-50FFFFh	280000h-28FFFFh		
SA8I	1010001xxx	64/32	5I0000h-5IFFFFh	288000h-28FFFFh		
SA82	1010010xxx	64/32	520000h-52FFFFh	290000h-297FFFh		
SA83	I0I00IIxxx	64/32	530000h-53FFFFh	298000h-29FFFFh		
SA84	1010100xxx	64/32	540000h-54FFFFh	2A0000h-2A7FFFh		
SA85	1010101xxx	64/32	550000h-55FFFFh	2A8000h–2AFFFFh		
SA86	1010110xxx	64/32	560000h-56FFFFh	2B0000h-2B7FFFh		
SA87	I0I0IIIxxx	64/32	570000h-57FFFFh	2B8000h–2BFFFFh		
SA88	1011000xxx	64/32	580000h-58FFFFh	2C0000h-2C7FFFh		
SA89	1011001xxx	64/32	590000h-59FFFFh	2C8000h–2CFFFFh		
SA90	1011010xxx	64/32	5A0000h-5AFFFFh	2D0000h-2D7FFFh		
SA9I	I0II0IIxxx	64/32	5B0000h-5BFFFFh	2D8000h–2DFFFFh		
SA92	I0III00xxx	64/32	5C0000h-5CFFFFh	2E0000h-2E7FFFh		
SA93	I0III0Ixxx	64/32	5D0000h–5DFFFFh	2E8000h–2EFFFFh		
SA94	I0IIII0xxx	64/32	5E0000h–5EFFFFh	2F0000h–2FFFFFh		
SA95	IOIIIIIxxx	64/32	5F0000h-5FFFFFh	2F8000h–2FFFFFh		
SA96	II00000xxx	64/32	600000h-60FFFFh	300000h-307FFFh		
SA97	II0000lxxx	64/32	6I0000h-6IFFFFh	308000h-30FFFFh		
SA98	II000I0xxx	64/32	620000h-62FFFFh	3I0000h-3I7FFFh		
SA99	II000IIxxx	64/32	630000h-63FFFFh	3I8000h-3IFFFFh		
SAI00	1100100xxx	64/32	640000h-64FFFFh	320000h-327FFFh		
SAI0I	II00I0Ixxx	64/32	650000h-65FFFFh	328000h-32FFFFh		
SAI02	II00II0xxx	64/32	660000h-66FFFFh	330000h-337FFFh		
SAI03	II00IIIxxx	64/32	670000h-67FFFFh	338000h-33FFFFh		
SAI04	II0I000xxx	64/32	680000h-68FFFFh	340000h-347FFFh		
SAI05	II0I00lxxx	64/32	690000h-69FFFFh	348000h-34FFFFh		
SAI06	1101010xxx	64/32	6A0000h-6AFFFFh	350000h-357FFFh		
SAI07	II0I0IIxxx	64/32	6B0000h-6BFFFFh	358000h-35FFFFh		



Table 2. S29GL064A Top Boot Sector Architecture (Continued)

Sector	Sector Address A2I-AI2	Sector Size (KBs/Kwords)	(x8) Address Range	(x16) Address Range		
SAI08	II0II00xxx	64/32	6C0000h-6CFFFFh	360000h-367FFFh		
SAI09	II0II0Ixxx	64/32	6D0000h–6DFFFFh	368000h–36FFFFh		
SAII0	II0III0xxx	64/32	6E0000h-6EFFFFh	370000h-377FFFh		
SAIII	II0IIIIxxx	64/32	6F0000h-6FFFFFh	378000h–37FFFFh		
SAII2	III0000xxx	64/32	700000h-70FFFFh	380000h-387FFFh		
SAII3	III000lxxx	64/32	7I0000h–7IFFFFh	388000h-38FFFFh		
SAII4	III00I0xxx	64/32	720000h–72FFFFh	390000h-397FFFh		
SAII5	III00IIxxx	64/32	730000h–73FFFFh	398000h-39FFFFh		
SAII6	III0I00xxx	64/32	740000h–74FFFFh	3A0000h–3A7FFFh		
SAII7	III0I0Ixxx	64/32	750000h–75FFFFh	3A8000h–3AFFFFh		
SAII8	III0II0xxx	64/32	760000h–76FFFFh	3B0000h-3B7FFFh		
SAII9	III0IIIxxx	64/32	770000h–77FFFFh	3B8000h–3BFFFFh		
SAI20	IIII000xxx	64/32	780000h–78FFFFh	3C0000h-3C7FFFh		
SAI2I	IIII00lxxx	64/32	790000h-79FFFFh	3C8000h–3CFFFFh		
SAI22	IIII0I0xxx	64/32	7A0000h–7AFFFFh	3D0000h–3D7FFFh		
SAI23	IIII0IIxxx	64/32	7B0000h–7BFFFFh	3D8000h–3DFFFFh		
SAI24	IIII00xxx	64/32	7C0000h–7CFFFFh	3E0000h–3E7FFFh		
SAI25	IIII0lxxx	64/32	7D0000h–7DFFFFh	3E8000h–3EFFFFh		
SAI26	IIIII0xxx	64/32	7E0000h–7EFFFFh	3F0000h–3F7FFFh		
SAI27	1111111000	8/4	7F0000h–7FIFFFh	3F8000h–3F8FFFh		
SAI28	1111111001	8/4	7F2000h-7F3FFFh	3F9000h–3F9FFFh		
SAI29	111111010	8/4	7F4000h-7F5FFFh	3FA000h-3FAFFFh		
SAI30	IIIIIIIIII	8/4	7F6000h-7F7FFFh	3FB000h–3FBFFFh		
SAI3I	111111100	8/4	7F8000h-7F9FFFh	3FC000h–3FCFFFh		
SAI32	IIIIIIIIII	8/4	7FA000h-7FBFFFh	3FD000h–3FDFFFh		
SAI33	111111110	8/4	7FC000h–7FDFFFh	3FE000h–3FEFFFh		
SAI34	IIIIIIIII	8/4	7FE000h-7FFFFFh	3FF000h–3FFFFFh		

Table 3. S29GL064A Bottom Boot Sector Architecture

Sector	Sector Address A2I–AI2	Sector Size (KBs/Kwords)	(x8) Address Range	(xl6) Address Range
SA0	000000000	8/4	000000h-00IFFFh	00000h-00FFFh
SAI	000000001	8/4	002000h-003FFFh	0I000h-0IFFFh
SA2	000000000	8/4	004000h-005FFFh	02000h-02FFFh
SA3	000000011	8/4	006000h-007FFFh	03000h-03FFFh
SA4	000000100	8/4	008000h-009FFFh	04000h-04FFFh
SA5	0000000101	8/4	00A000h-00BFFFh	05000h-05FFFh



Table 3. S29GL064A Bottom Boot Sector Architecture (Continued)

Sector	Sector Address A2I-AI2	Sector Size (KBs/Kwords)	(x8) Address Range	(x16) Address Range		
SA6	0000000110	8/4	00C000h-00DFFFh	06000h-06FFFh		
SA7	0000000111	8/4	00E000h-00FFFFh	07000h-07FFFh		
SA8	000000lxxx	64/32	010000h-01FFFFh	08000h–0FFFFh		
SA9	0000010xxx	64/32	020000h-02FFFFh	I0000h–I7FFFh		
SAI0	00000IIxxx	64/32	030000h-03FFFFh	I8000h-IFFFFh		
SAII	0000100xxx	64/32	040000h-04FFFFh	20000h–27FFFh		
SAI2	0000101xxx	64/32	050000h-05FFFFh	28000h–2FFFFh		
SAI3	0000II0xxx	64/32	060000h-06FFFFh	30000h–37FFFh		
SAI4	0000IIIxxx	64/32	070000h-07FFFFh	38000h–3FFFFh		
SAI5	0001000xxx	64/32	080000h-08FFFFh	40000h-47FFFh		
SAI6	0001001xxx	64/32	090000h-09FFFFh	48000h–4FFFFh		
SAI7	0001010xxx	64/32	0A0000h-0AFFFFh	50000h-57FFFh		
SAI8	0001011xxx	64/32	0B0000h-0BFFFFh	58000h–5FFFFh		
SAI9	000II00xxx	64/32	0C0000h-0CFFFFh	60000h-67FFFh		
SA20	000II0Ixxx	64/32	0D0000h-0DFFFFh	68000h–6FFFFh		
SA2I	000II0Ixxx	64/32	0E0000h-0EFFFFh	70000h–77FFFh		
SA22	000IIIIxxx	64/32	0F0000h-0FFFFh	78000h–7FFFFh		
SA23	0010000xxx	64/32	I00000h-00FFFFh	80000h-87FFFh		
SA24	0010001xxx	64/32	II0000h–IIFFFFh	88000h–8FFFFh		
SA25	0010010xxx	64/32	I20000h–I2FFFFh	90000h–97FFFh		
SA26	00I00IIxxx	64/32	I30000h–I3FFFFh	98000h–9FFFFh		
SA27	0010100xxx	64/32	I40000h–I4FFFFh	A0000h-A7FFFh		
SA28	0010101xxx	64/32	I50000h-I5FFFFh	A8000h-AFFFFh		
SA29	0010110xxx	64/32	160000h–16FFFFh	B0000h-B7FFFh		
SA30	0010111xxx	64/32	I70000h–I7FFFFh	B8000h-BFFFFh		
SA3I	0011000xxx	64/32	180000h–18FFFFh	C0000h-C7FFFh		
SA32	00II00lxxx	64/32	I90000h-I9FFFFh	C8000h-CFFFFh		
SA33	0011010xxx	64/32	IA0000h-IAFFFFh	D0000h-D7FFFh		
SA34	00II0IIxxx	64/32	IB0000h-IBFFFFh	D8000h-DFFFFh		
SA35	0011000xxx	64/32	IC0000h–ICFFFFh	E0000h-E7FFFh		
SA36	00III0lxxx	64/32	ID0000h–IDFFFFh	E8000h-EFFFFh		
SA37	00IIII0xxx	64/32	IE0000h–IEFFFFh	F0000h-F7FFFh		
SA38	00IIIIIxxx	64/32	IF0000h-IFFFFFh	F8000h-FFFFFh		
SA39	0100000xxx	64/32	200000h-20FFFFh	F9000h-I07FFFh		
SA40	0100001xxx	64/32	210000h–21FFFFh	108000h-10FFFFh		
SA4I	0100010xxx	64/32	220000h–22FFFFh	II0000h–II7FFFh		



Table 3. S29GL064A Bottom Boot Sector Architecture (Continued)

Sector	Sector Address A2I-AI2	Sector Size (KBs/Kwords)	(x8) Address Range	(x16) Address Range		
SA42	0101011xxx	64/32	230000h-23FFFFh	II8000h-IIFFFFh		
SA43	0100100xxx	64/32	240000h–24FFFFh	I20000h–I27FFFh		
SA44	0100101xxx	64/32	250000h–25FFFFh	I28000h–I2FFFFh		
SA45	0100110xxx	64/32	260000h–26FFFFh	I30000h-I37FFFh		
SA46	01001IIxxx	64/32	270000h–27FFFFh	I38000h–I3FFFFh		
SA47	0101000xxx	64/32	280000h-28FFFFh	I40000h–I47FFFh		
SA48	0101001xxx	64/32	290000h-29FFFFh	I48000h–I4FFFFh		
SA49	0101010xxx	64/32	2A0000h–2AFFFFh	I50000h–I57FFFh		
SA50	0101011xxx	64/32	2B0000h–2BFFFFh	I58000h–I5FFFFh		
SA5I	0101100xxx	64/32	2C0000h–2CFFFFh	160000h–167FFFh		
SA52	0101101xxx	64/32	2D0000h–2DFFFFh	I68000h–I6FFFFh		
SA53	0101110xxx	64/32	2E0000h–2EFFFFh	I70000h–I77FFFh		
SA54	010IIIIxxx	64/32	2F0000h–2FFFFFh	I78000h–I7FFFFh		
SA55	0110000xxx	64/32	300000h-30FFFFh	180000h-187FFFh		
SA56	0II000lxxx	64/32	3I0000h–3IFFFFh	I88000h–I8FFFFh		
SA57	0110010xxx	64/32	320000h-32FFFFh	190000h-197FFFh		
SA58	0II00IIxxx	64/32	330000h-33FFFFh	I98000h-I9FFFFh		
SA59	0100100xxx	64/32	340000h-34FFFFh	IA0000h-IA7FFFh		
SA60	0110101xxx	64/32	350000h-35FFFFh	IA8000h-IAFFFFh		
SA6I	0110110xxx	64/32	360000h-36FFFFh	IB0000h–IB7FFFh		
SA62	0II0IIIxxx	64/32	370000h-37FFFFh	IB8000h–IBFFFFh		
SA63	0III000xxx	64/32	380000h–38FFFFh	IC0000h–IC7FFFh		
SA64	0III00lxxx	64/32	390000h-39FFFFh	IC8000h–ICFFFFh		
SA65	0III0I0xxx	64/32	3A0000h–3AFFFFh	ID0000h–ID7FFFh		
SA66	OIIIOIIxxx	64/32	3B0000h–3BFFFFh	ID8000h–IDFFFFh		
SA67	0IIII00xxx	64/32	3C0000h–3CFFFFh	IE0000h–IE7FFFh		
SA68	0IIII0lxxx	64/32	3D0000h–3DFFFFh	IE8000h–IEFFFFh		
SA69	0IIIII0xxx	64/32	3E0000h–3EFFFFh	IF0000h–IF7FFFh		
SA70	0IIIIIIxxx	64/32	3F0000h–3FFFFFh	IF8000h–IFFFFFh		
SA7I	1000000xxx	64/32	400000h-40FFFFh	200000h-207FFFh		
SA72	1000001xxx	64/32	4I0000h-4IFFFFh	208000h-20FFFFh		
SA73	1000010xxx	64/32	420000h-42FFFFh	210000h-217FFFh		
SA74	I0000IIxxx	64/32	430000h-43FFFFh	2I8000h–2IFFFFh		
SA75	1000100xxx	64/32	440000h-44FFFFh	220000h-227FFFh		
SA76	1000101xxx	64/32	450000h-45FFFFh	228000h–22FFFFh		
SA77	1000110xxx	64/32	460000h-46FFFFh	230000h–237FFFh		



Table 3. S29GL064A Bottom Boot Sector Architecture (Continued)

Sector	Sector Address A2I-AI2	Sector Size (KBs/Kwords)	(x8) Address Range	(x16) Address Range		
SA78	I000IIIxxx	64/32	470000h-47FFFFh	238000h-23FFFFh		
SA79	1001000xxx	64/32	480000h-48FFFFh	240000h-247FFFh		
SA80	1001001xxx	64/32	490000h-49FFFFh	248000h-24FFFFh		
SA8I	1001010xxx	64/32	4A0000h-4AFFFFh	250000h-257FFFh		
SA82	I00I0IIxxx	64/32	4B0000h-4BFFFFh	258000h-25FFFFh		
SA83	1001100xxx	64/32	4C0000h-4CFFFFh	260000h-267FFFh		
SA84	I00II0Ixxx	64/32	4D0000h-4DFFFFh	268000h-26FFFFh		
SA85	I00III0xxx	64/32	4E0000h-4EFFFFh	270000h-277FFFh		
SA86	100IIIIxxx	64/32	4F0000h-4FFFFFh	278000h-27FFFFh		
SA87	1010000xxx	64/32	500000h-50FFFFh	280000h-28FFFFh		
SA88	1010001xxx	64/32	5I0000h-5IFFFFh	288000h-28FFFFh		
SA89	1010010xxx	64/32	520000h-52FFFFh	290000h-297FFFh		
SA90	I0I00IIxxx	64/32	530000h-53FFFFh	298000h-29FFFFh		
SA9I	1010100xxx	64/32	540000h-54FFFFh	2A0000h–2A7FFFh		
SA92	1010101xxx	64/32	550000h-55FFFFh	2A8000h–2AFFFFh		
SA93	1010110xxx	64/32	560000h-56FFFFh	2B0000h-2B7FFFh		
SA94	I0I0IIIxxx	64/32	570000h-57FFFFh	2B8000h–2BFFFFh		
SA95	1011000xxx	64/32	580000h-58FFFFh	2C0000h-2C7FFFh		
SA96	1011001xxx	64/32	590000h-59FFFFh	2C8000h–2CFFFFh		
SA97	1011010xxx	64/32	5A0000h-5AFFFFh	2D0000h–2D7FFFh		
SA98	I0II0IIxxx	64/32	5B0000h-5BFFFFh	2D8000h–2DFFFFh		
SA99	I0III00xxx	64/32	5C0000h-5CFFFFh	2E0000h-2E7FFFh		
SAI00	I0III0Ixxx	64/32	5D0000h-5DFFFFh	2E8000h-2EFFFFh		
SAIOI	I0IIII0xxx	64/32	5E0000h-5EFFFFh	2F0000h-2FFFFh		
SAI02	IOIIIIIxxx	64/32	5F0000h-5FFFFFh	2F8000h-2FFFFh		
SAI03	II00000xxx	64/32	600000h-60FFFFh	300000h-307FFFh		
SAI04	II0000lxxx	64/32	610000h-61FFFFh	308000h-30FFFFh		
SAI05	II000I0xxx	64/32	620000h-62FFFFh	3I0000h-3I7FFFh		
SAI06	II000IIxxx	64/32	630000h-63FFFFh	3I8000h-3IFFFFh		
SAI07	II00I00xxx	64/32	640000h-64FFFFh	320000h-327FFFh		
SAI08	II00I0Ixxx	64/32	650000h-65FFFFh	328000h–32FFFFh		
SAI09	II00II0xxx	64/32	660000h-66FFFFh	330000h–337FFFh		
SAII0	II00IIIxxx	64/32	670000h-67FFFFh	338000h–33FFFFh		
SAIII	II0I000xxx	64/32	680000h-68FFFFh	340000h-347FFFh		
SAII2	II0I00lxxx	64/32	690000h-69FFFFh	348000h–34FFFFh		
SAII3	1101010xxx	64/32	6A0000h-6AFFFFh	350000h-357FFFh		



Table 3. S29GL064A Bottom Boot Sector Architecture (Continued)

Sector	Sector Address A2I-AI2	Sector Size (KBs/Kwords)	(x8) Address Range	(x16) Address Range				
SAII4	II0I0IIxxx	64/32	6B0000h-6BFFFFh	358000h-35FFFFh				
SAII5	II0II00xxx	64/32	6C0000h-6CFFFFh	360000h-367FFFh				
SAII6	II0II0lxxx	64/32	6D0000h–6DFFFFh	368000h–36FFFFh				
SAII7	II0III0xxx	64/32	6E0000h-6EFFFFh	370000h-377FFFh				
SAII8	II0IIIIxxx	64/32	6F0000h–6FFFFFh	378000h-37FFFFh				
SAII9	III0000xxx	64/32	700000h–70FFFFh	380000h-387FFFh				
SAI20	III000lxxx	64/32	7I0000h–7IFFFFh	388000h-38FFFFh				
SAI2I	III00I0xxx	64/32	720000h–72FFFFh	390000h-397FFFh				
SAI22	III00IIxxx	64/32	730000h–73FFFFh	398000h-39FFFFh				
SAI23	III0I00xxx	64/32	740000h–74FFFFh	3A0000h-3A7FFFh				
SAI24	III0I0lxxx	64/32	750000h–75FFFFh	3A8000h–3AFFFFh				
SAI25	III0II0xxx	64/32	760000h–76FFFFh	3B0000h-3B7FFFh				
SAI26	III0IIIxxx	64/32	770000h–77FFFFh	3B8000h–3BFFFFh				
SAI27	IIII000xxx	64/32	780000h–78FFFFh	3C0000h–3C7FFFh				
SAI28	IIII001xxx	64/32	790000h–79FFFFh	3C8000h–3CFFFFh				
SAI29	IIII0I0xxx	64/32	7A0000h–7AFFFFh	3D0000h–3D7FFFh				
SAI30	IIII0IIxxx	64/32	7B0000h–7BFFFFh	3D8000h–3DFFFFh				
SAI3I	IIII00xxx	64/32	7C0000h–7CFFFFh	3E0000h–3E7FFFh				
SAI32	IIIII0lxxx	64/32	7D0000h–7DFFFFh	3E8000h–3EFFFFh				
SAI33	IIIII0xxx	64/32	7E0000h–7EFFFFh 3F0000h–3F7FF					
SAI34	1111111000	64/32	7F0000h–7FFFFFh	3F8000h–3FFFFFh				

Autoselect Mode

The autoselect mode provides manufacturer and device identification, and sector group protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires VID on address pin A9. Address pins A6, A3, A2, A1, and A0 must be as shown in Table 4. In addition, when verifying sector protection, the sector address must appear on the appropriate highest order address bits. Table 4 shows the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Table 10. This method does not require V_{ID} . Refer to the Autoselect Command Sequence section for more information.



rubie in Transselect Cours, (Fig., Voltage Fredhou)															
			WE	A22	Al4		A8		A 5	A 3			DQ8 to	DQ15	
Description	CE#	OE#	#	to Al5	to Al0	Α9	to A7	A6	to A4	to A2	ΑI	Α0	BYTE# = V _{IH}	BYTE# = V _{IL}	DQ7 to DQ0
Manufacturer ID: Spansion Products	L	L	Н	Х	Х	V_{ID}	Х	L	Х	L	L	L	00	Х	01h
⊈ Cycle 1										L	L	Н	22	X	7Eh
Oycle 2	İ									Н	Н	L	22	Х	10h
Cycle 1 Cycle 2 Cycle 3	L	L	Н	Х	X	V _{ID}	Х	L	Х	Н	Н	Н	22	Х	00h (bottom boot) 01h (top boot)
Sector Group Protection Verification	L	L	Н	SA	Х	V_{ID}	Х	L	х	L	Н	L	Х	Х	01h (protected), 00h (unprotected)
Secured Silicon Sector Indicator Bit (DQ7), WP# protects highest address sector	L	L	Н	Х	Х	V _{ID}	Х	L	х	L	Н	Н	Х	Х	98h (factory locked), 18h (not factory locked)
Secured Silicon Sector Indicator Bit (DQ7), WP# protects lowest	L	L	Н	х	Х	V _{ID}	Х	L	х	L	Н	Н	Х	х	88h (factory locked), 08h (not factory locked)

Table 4. Autoselect Codes, (High Voltage Method)

Legend: $L = Logic Low = V_{IL}$, $H = Logic High = V_{IH}$, SA = Sector Address, X = Don't care.

Sector Group Protection and Unprotection

The hardware sector group protection feature disables both program and erase operations in any sector group. In this device, a sector group consists of four adjacent sectors that are protected or unprotected at the same time (see Table 4). The hardware sector group unprotection feature re-enables both program and erase operations in previously protected sector groups. Sector group protection/unprotection can be implemented via two methods.

Sector protection/unprotection requires V_{ID} on the RESET# pin only, and can be implemented either in-system or via programming equipment. Figure 2 shows the algorithms and Figure 23 shows the timing diagram. This method uses standard microprocessor bus cycle timing. For sector group unprotect, all unprotected sector groups must first be protected prior to the first sector group unprotect write cycle.

The device is shipped with all sector groups unprotected. Spansion offers the option of programming and protecting sector groups at its factory prior to shipping the device through Spansion Programming Service. Contact a Spansion representative for details.

It is possible to determine whether a sector group is protected or unprotected. See the Autoselect Mode section for details.

30 S7IGL064A based MCPs S7IGL064A 00 A2 February 8, 2005




Table 5. S29GL064A Sector Group Protection/Unprotection Address

Sector Group SA0	A2I-AI5 0000000 0000001
SA0	
	000001
SA1	000001
SA2	0000010
SA3	0000011
SA4-SA7	00001xx
SA8-SA11	00010xx
SA12-SA15	00011xx
SA16-SA19	00100xx
SA20-SA23	00101xx
SA24–SA27	00110xx
SA28-SA31	00111xx
SA32-SA35	01000xx
SA36-SA39	01001xx
SA40-SA43	01010xx
SA44-SA47	01011xx
SA48-SA51	01100xx
SA52-SA55	01101xx
SA56-SA59	01110xx
SA60-SA63	01111xx
SA64-SA67	10000xx
SA68-SA71	10001xx
SA72-SA75	10010xx
SA76-SA79	10011xx
SA80-SA83	10100xx
SA84-SA87	10101xx
SA88-SA91	10110xx
SA92-SA95	10111xx
SA96-SA99	11000xx
SA100-SA103	11001xx
SA104-SA107	11010xx
SA108-SA111	11011xx
SA112-SA115	11100xx
SA116-SA119	11101xx
SA120-SA123	11110xx
SA124	1111100
SA125	1111101
SA126	1111110
SA127	1111111



Temporary Sector Group Unprotect

This feature allows temporary unprotection of previously protected sector groups to change data in-system. The Sector Group Unprotect mode is activated by setting the RESET# pin to V_{ID} . During this mode, formerly protected sector groups can be programmed or erased by selecting the sector group addresses. Once V_{ID} is removed from the RESET# pin, all the previously protected sector groups are protected again. Figure 1 shows the algorithm, and Figure 23 shows the timing diagrams, for this feature.



Notes:

- 1. All protected sector groups unprotected (If WP# = V_{IL} , the first or last sector will remain protected).
- 2. All previously protected sector groups are protected once again.

Figure I. Temporary Sector Group Unprotect Operation

32 S7IGL064A based MCPs S7IGL064A 00 A2 February 8, 2005






Figure 2. In-System Sector Group Protect/Unprotect Algorithms



Secured Silicon Sector Flash Memory Region

The Secured Silicon Sector feature provides a Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN). The Secured Silicon Sector is 256 bytes in length, and uses a Secured Silicon Sector Indicator Bit (DQ7) to indicate whether or not the Secured Silicon Sector is locked when shipped from the factory. This bit is permanently set at the factory and cannot be changed, which prevents cloning of a factory locked part. This ensures the security of the ESN once the product is shipped to the field.

The factory offers the device with the Secured Silicon Sector either customer lockable (standard shipping option) or factory locked (contact a Spansion sales representative for ordering information). The customer-lockable version is shipped with the Secured Silicon Sector unprotected, allowing customers to program the sector after receiving the device. The customer-lockable version also has the Secured Silicon Sector Indicator Bit permanently set to a "0." The factory-locked version is always protected when shipped from the factory, and has the Secured Silicon Sector Indicator Bit permanently set to a "1." Thus, the Secured Silicon Sector Indicator Bit prevents customer-lockable devices from being used to replace devices that are factory locked. Note that the ACC function and unlock bypass modes are not available when the Secured Silicon Sector is enabled.

The Secured Silicon sector address space in this device is allocated as follows:

Secured Silicon Sector Address Range	Customer Lockable	ESN Factory Locked	ExpressFlash Factory Locked
000000h-000007h	Determined by	ESN	ESN or determined by customer
000008h-00007Fh	customer	Unavailable	Determined by customer

The system accesses the Secured Silicon Sector through a command sequence (see "Write Protect (WP#)"). After the system has written the Enter Secured Silicon Sector command sequence, it may read the Secured Silicon Sector by using the addresses normally occupied by the first sector (SAO). This mode of operation continues until the system issues the Exit Secured Silicon Sector command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to sector SAO.

Customer Lockable: Secured Silicon Sector NOT Programmed or Protected At the Factory

Unless otherwise specified, the device is shipped such that the customer may program and protect the 256-byte Secured Silicon sector.

The system may program the Secured Silicon Sector using the write-buffer, accelerated and/ or unlock bypass methods, in addition to the standard programming command sequence. See Command Definitions.

Programming and protecting the Secured Silicon Sector must be used with caution since, once protected, there is no procedure available for unprotecting the Secured Silicon Sector area and none of the bits in the Secured Silicon Sector memory space can be modified in any way.

The Secured Silicon Sector area can be protected using one of the following procedures:

- Write the three-cycle Enter Secured Silicon Sector Region command sequence, and then follow the in-system sector protect algorithm as shown in Figure 2, except that RESET# may be at either V_{IH} or V_{ID}. This allows in-system protection of the Secured Silicon Sector without raising any device pin to a high voltage. Note that this method is only applicable to the Secured Silicon Sector.
- To verify the protect/unprotect status of the Secured Silicon Sector, follow the algorithm shown in Figure 1.



Once the Secured Silicon Sector is programmed, locked and verified, the system must write the Exit Secured Silicon Sector Region command sequence to return to reading and writing within the remainder of the array.

Factory Locked: Secured Silicon Sector Programmed and Protected At the Factory

In devices with an ESN, the Secured Silicon Sector is protected when the device is shipped from the factory. The Secured Silicon Sector cannot be modified in any way. An ESN Factory Locked device has an 16-byte random ESN at addresses 000000h–000007h. Please contact your sales representative for details on ordering ESN Factory Locked devices.

Customers may opt to have their code programmed by the factory through the Spansion programming service (Customer Factory Locked). The devices are then shipped from the factory with the Secured Silicon Sector permanently locked. Contact your sales representative for details on using the Spansion programming service.

Write Protect (WP#)

The Write Protect function provides a hardware method of protecting the first or last sector group without using V_{ID} . Write Protect is one of two functions provided by the WP#/ACC input.

If the system asserts V_{IL} on the WP#/ACC pin, the device disables program and erase functions in the first or last sector group independently of whether those sector groups were protected or unprotected. Note that if WP#/ACC is at V_{IL} when the device is in the standby mode, the maximum input load current is increased. See the table in "DC Characteristics" section on page 60.

If the system asserts V_{IH} on the WP#/ACC pin, the device reverts to whether the first or last sector was previously set to be protected or unprotected using the method described in "Sector Group Protection and Unprotection". Note that WP# has an internal pullup; when unconnected, WP# is at V_{IH} .

Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to Tables 16 and 17 for command definitions). In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during V_{CC} power-up and power-down transitions, or from system noise.

Low V_{CC} Write Inhibit

When V_{CC} is less than V_{LKO} , the device does not accept any write cycles. This protects data during V_{CC} power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets to the read mode. Subsequent writes are ignored until V_{CC} is greater than V_{LKO} . The system must provide the proper signals to the control pins to prevent unintentional writes when V_{CC} is greater than V_{LKO} .

Write Pulse "Glitch" Protection

Noise pulses of less than 3 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of $OE\# = V_{IL}$, $CE\# = V_{IH}$ or $WE\# = V_{IH}$. To initiate a write cycle, CE# and WE# must be a logical zero while OE# is a logical one.



Power-Up Write Inhibit

If WE# = CE# = V_{IL} and OE# = V_{IH} during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to the read mode on power-up.

Common Flash Memory Interface (CFI)

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h, any time the device is ready to read array data. The system can read CFI information at the addresses given in Tables 27-30. To terminate reading CFI data, the system must write the reset command.

The system can also write the CFI query command when the device is in the autoselect mode. The device enters the CFI query mode, and the system can read CFI data at the addresses given in Tables 27-30. The system must write the reset command to return the device to reading array data.

For further information, please refer to the CFI Specification and CFI Publication 100, available via the World Wide Web at http://www.amd.com/flash/cfi. Alternatively, contact your sales representative for copies of these documents.

36 S7IGL064A based MCPs S7IGL064A 00 A2 February 8, 2005



Table 6. CFI Query Identification String

Addresses (x16)	Addresses (x8)	Data	Description
10h	20h	0051h	Query Unique ASCII string "QRY"
11h	22h	0052h	
12h	24h	0059h	
13h	26h	0002h	Primary OEM Command Set
14h	28h	0000h	
15h	2Ah	0040h	Address for Primary Extended Table
16h	2Ch	0000h	
17h	2Eh	0000h	Alternate OEM Command Set (00h = none exists)
18h	30h	0000h	
19h	32h	0000h	Address for Alternate OEM Extended Table (00h = none exists)
1Ah	34h	0000h	

Table 7. System Interface String

Addresses (x16)	Addresses (x8)	Data	Description
1Bh	36h	0027h	V _{CC} Min. (write/erase) D7-D4: volt, D3-D0: 100 millivolt
1Ch	38h	0036h	V _{CC} Max. (write/erase) D7-D4: volt, D3-D0: 100 millivolt
1Dh	3Ah	0000h	V_{pp} Min. voltage (00h = no V_{pp} pin present)
1Eh	3Ch	0000h	V_{pp} Max. voltage (00h = no V_{pp} pin present)
1Fh	3Eh	0007h	Reserved for future use
20h	40h	0007h	Typical timeout for Min. size buffer write $2^{N} \mu s$ (00h = not supported)
21h	42h	000Ah	Typical timeout per individual block erase 2 ^N ms
22h	44h	0000h	Typical timeout for full chip erase 2 ^N ms (00h = not supported)
23h	46h	0001h	Reserved for future use
24h	48h	0005h	Max. timeout for buffer write 2 ^N times typical
25h	4Ah	0004h	Max. timeout per individual block erase 2 ^N times typical
26h	4Ch	0000h	Max. timeout for full chip erase 2 ^N times typical (00h = not supported)

Note: CFI data related to V_{CC} and time-outs may differ from actual VCC and time-outs of the product. Please consult the Ordering Information tables to obtain the V_{CC} range for particular part numbers. Please contact the Erase and Programming Performance table for typical timeout specifications.



Table 8. Device Geometry Definition

Addresses (xI6)	Addresses (x8)	Data	Description
27h	4Eh	00xxh	Device Size = 2^N byte 0017h = 64 Mb
28h	50h	000xh	Flash Device Interface description (refer to CFI publication 100) 0000h = x8-only bus devices 0001h = x16-only bus devices 0002h = x8/x16 bus devices
29h	52h	0000h	
2Ah	54h	0005h	Max. number of byte in multi-byte write = 2^N (00h = not supported)
2Bh	56h	0000h	
2Ch	58h	00xxh	Number of Erase Block Regions within device (01h = uniform device, 02h = boot device)
2Dh 2Eh 2Fh 30h	5Ah 5Ch 5Eh 60h	00xxh 000xh 00x0h 000xh	Erase Block Region 1 Information (refer to the CFI specification or CFI publication 100) 007Fh, 0000h, 0000h, 0001h = 64 Mb
31h	60h	00xxh	Erase Block Region 2 Information (refer to CFI publication 100) 0000h, 0000h, 0000h, 0000h =64 Mb
32h	64h	0000h	
33h	66h	0000h	
34h	68h	000xh	
35h	6Ah	0000h	Erase Block Region 3 Information (refer to CFI publication 100)
36h	6Ch	0000h	
37h	6Eh	0000h	
38h	70h	0000h	
39h	72h	0000h	Erase Block Region 4 Information (refer to CFI publication 100)
3Ah	74h	0000h	
3Bh	76h	0000h	
3Ch	78h	0000h	

Table 9. Primary Vendor-Specific Extended Query

Addresses (x16)	Addresses (x8)	Data	Description
40h 41h 42h	80h 82h 84h	0050h 0052h 0049h	Query-unique ASCII string "PRI"
43h	86h	0031h	Major version number, ASCII
44h	88h	0033h	Minor version number, ASCII
45h	8Ah	000xh	Address Sensitive Unlock (Bits 1-0) 0 = Required, 1 = Not Required Process Technology (Bits 7-2) 0010b = 200 nm MirrorBit 0009h = x8-only bus devices 0008h = all other devices
46h	8Ch	0002h	Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write
47h	8Eh	0001h	Sector Protect 0 = Not Supported, X = Number of sectors in per group
48h	90h	0000h	Sector Temporary Unprotect 00 = Not Supported, 01 = Supported



Addresses (x16)	Addresses (x8)	Data	Description
49h	92h	0004h	Sector Protect/Unprotect scheme 0004h = Standard Mode (Refer to Text)
4Ah	94h	0000h	Simultaneous Operation 00 = Not Supported, X = Number of Sectors in Bank
4Bh	96h	0000h	Burst Mode Type 00 = Not Supported, 01 = Supported
4Ch	98h	0001h	Page Mode Type 00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page
4Dh	9Ah	00B5h	ACC (Acceleration) Supply Minimum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Eh	9Ch	00C5h	ACC (Acceleration) Supply Maximum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV
4Fh	9Eh	00xxh	Top/Bottom Boot Sector Flag 00h = Uniform Device without WP# protect, 02h = Bottom Boot Device, 03h = Top Boot Device, 04h = Uniform sectors bottom WP# protect, 05h = Uniform sectors top WP# protect
50h	A0h	0001h	Program Suspend 00h = Not Supported, 01h = Supported



Command Definitions

Writing specific address and data commands or sequences into the command register initiates device operations. Table 10 defines the valid register command sequences. Writing incorrect address and data values or writing them in the improper sequence may place the device in an unknown state. A reset command is then required to return the device to reading array data.

All addresses are latched on the falling edge of WE# or CE#, whichever happens later. All data is latched on the rising edge of WE# or CE#, whichever happens first. Refer to the AC Characteristics section for timing diagrams.

Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. The device is ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the device enters the erase-suspend-read mode, after which the system can read data from any non-erase-suspended sector. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See the Erase Suspend/Erase Resume Commands section for more information.

The system *must* issue the reset command to return the device to the read (or erase-suspend-read) mode if DQ5 goes high during an active program or erase operation, or if the device is in the autoselect mode. See the next section, Reset Command, for more information.

See also Requirements for Reading Array Data in the Device Bus Operations section for more information. The Read-Only Operations—"AC Characteristics" section on page 63 provides the read parameters, and Figure 13 shows the timing diagram.

Reset Command

Writing the reset command resets the device to the read or erase-suspend-read mode. Address bits are don't cares for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the device to the read mode. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the device to the read mode. If the program command sequence is written while the device is in the Erase Suspend mode, writing the reset command returns the device to the erase-suspend-read mode. Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to the read mode. If the device entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns the device to the erase-suspend-read mode.

If DQ5 goes high during a program or erase operation, writing the reset command returns the device to the read mode (or erase-suspend-read mode if the device was in Erase Suspend).

Note that if DQ1 goes high during a Write Buffer Programming operation, the system must write the Write-to-Buffer-Abort Reset command sequence to reset the device for the next operation.



Autoselect Command Sequence

The autoselect command sequence allows the host system to read several identifier codes at specific addresses:

Identifier Code	A7:A0 (xl6)	A6:A-I (x8)
Manufacturer ID	00h	00h
Device ID, Cycle 1	01h	02h
Device ID, Cycle 2	OEh	1Ch
Device ID, Cycle 3	OFh	1Eh
Secured Silicon Sector Factory Protect	03h	06h
Sector Protect Verify	(SA)02h	(SA)04h

Note: The device ID is read over three cycles. SA = Sector Address

The autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the autoselect command. The device then enters the autoselect mode. The system may read at any address any number of times without initiating another autoselect command sequence:

The system must write the reset command to return to the read mode (or erase-suspend-read mode if the device was previously in Erase Suspend).

Enter Secured Silicon Sector/Exit Secured Silicon Sector Command Sequence

The Secured Silicon Sector region provides a secured data area containing an 8-word/16-byte random Electronic Serial Number (ESN). The system can access the Secured Silicon Sector region by issuing the three-cycle Enter Secured Silicon Sector command sequence. The device continues to access the Secured Silicon Sector region until the system issues the four-cycle Exit Secured Silicon Sector command sequence. The Exit Secured Silicon Sector command sequence returns the device to normal operation. Table 10 shows the address and data requirements for both command sequences. See also "Secured Silicon Sector Flash Memory Region" for further information. Note that the ACC function and unlock bypass modes are not available when the Secured Silicon Sector is enabled.

Word Program Command Sequence

Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is not required to provide further controls or timings. The device automatically provides internally generated program pulses and verifies the programmed cell margin. Tables 31 and 32 show the address and data requirements for the word program command sequence, respectively.

When the Embedded Program algorithm is complete, the device then returns to the read mode and addresses are no longer latched. The system can determine the status of the program operation by using DQ7 or DQ6. Refer to the Write Operation Status section for information on these status bits. Any commands written to the device during the Embedded Program Algorithm are ignored. Note that the Secured Silicon Sector, autoselect, and CFI functions are unavailable when a program operation is in progress. Note that a hardware reset immediately terminates the program operation. The program command sequence should be reinitiated once the device has returned to the read mode, to ensure data integrity.



Programming is allowed in any sequence of address locations and across sector boundaries. Programming to the same word address multiple times without intervening erases (incremental bit programming) requires a modified programming method. For such application requirements, please contact your local Spansion representative. Word programming is supported for backward compatibility with existing Flash driver software and for occasional writing of individual words. Use of write buffer programming (see below) is strongly recommended for general programming use when more than a few words are to be programmed. The effective word programming time using write buffer programming is approximately four times shorter than the single word programming time.

Any bit in a word cannot be programmed from "0" back to a "1." Attempting to do so may cause the device to set DQ5=1, or cause DQ7 and DQ6 status bits to indicate the operation was successful. However, a succeeding read will show that the data is still "0." Only erase operations can convert a "0" to a "1."

Unlock Bypass Command Sequence

The unlock bypass feature allows the system to program words to the device faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. The device then enters the unlock bypass mode. A two-cycle unlock bypass mode command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Tables 31 and 32 show the requirements for the command sequence.

During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. The first cycle must contain the data 90h. The second cycle must contain the data 00h. The device then returns to the read mode.

Write Buffer Programming

Write Buffer Programming allows the system write to a maximum of 16 words/32 bytes in one programming operation. This results in faster effective programming time than the standard programming algorithms. The Write Buffer Programming command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the Write Buffer Load command written at the Sector Address in which programming will occur. The fourth cycle writes the sector address and the number of word locations, minus one, to be programmed. For example, if the system will program 6 unique address locations, then 05h should be written to the device. This tells the device how many write buffer addresses will be loaded with data and therefore when to expect the Program Buffer to Flash command. The number of locations to program cannot exceed the size of the write buffer or the operation will abort.

The fifth cycle writes the first address location and data to be programmed. The write-buffer-page is selected by address bits A_{MAX} – A_4 . All subsequent address/data pairs must fall within the selected-write-buffer-page. The system then writes the remaining address/data pairs into the write buffer. Write buffer locations may be loaded in any order.

The write-buffer-page address must be the same for all address/data pairs loaded into the write buffer. (This means Write Buffer Programming cannot be performed across multiple write-buffer pages.) This also means that Write Buffer Programming cannot be performed across multiple sectors. If the system attempts to load programming data outside of the selected write-buffer page, the operation will abort.



Note that if a Write Buffer address location is loaded multiple times, the address/data pair counter will be decremented for every data load operation. The host system must therefore account for loading a write-buffer location more than once. The counter decrements for each data load operation, not for each unique write-buffer-address location. Note also that if an address location is loaded more than once into the buffer, the final data loaded for that address will be programmed.

Once the specified number of write buffer locations have been loaded, the system must then write the Program Buffer to Flash command at the sector address. Any other address and data combination aborts the Write Buffer Programming operation. The device then begins programming. Data polling should be used while monitoring the last address location loaded into the write buffer. DQ7, DQ6, DQ5, and DQ1 should be monitored to determine the device status during Write Buffer Programming.

The write-buffer programming operation can be suspended using the standard program suspend/resume commands. Upon successful completion of the Write Buffer Programming operation, the device is ready to execute the next command.



The Write Buffer Programming Sequence can be aborted in the following ways:

- Load a value that is greater than the page buffer size during the Number of Locations to Program step.
- Write to an address in a sector different than the one specified during the Write-Buffer-Load command.
- Write an Address/Data pair to a different write-buffer-page than the one selected by the Starting Address during the write buffer data loading stage of the operation.
- Write data other than the Confirm Command after the specified number of data load cycles.

The abort condition is indicated by DQ1 = 1, DQ7 = DATA# (for the last address location loaded), DQ6 = toggle, and DQ5 = 0. A Write-to-Buffer-Abort Reset command sequence must be written to reset the device for the next operation.


Note that the Secured Silicon Sector, autoselect, and CFI functions are unavailable when a program operation is in progress. This flash device is capable of handling multiple write buffer programming operations on the same write buffer address range without intervening erases. For applications requiring incremental bit programming, a modified programming method is required; please contact your local Spansion representative. **Any bit in a write buffer address range cannot be programmed from "0" back to a "1."** Attempting to do so may cause the device to set DQ5=1, of cause the DQ7 and DQ6 status bits to indicate the operation was successful. However, a succeeding read will show that the data is still "0." Only erase operations can convert a "0" to a "1."

Accelerated Program


The device offers accelerated program operations through the WP#/ACC or ACC pin depending on the particular product. When the system asserts V_{HH} on the WP#/ACC or ACC pin. The device uses the higher voltage on the WP#/ACC or ACC pin to accelerate the operation. Note that the WP#/ACC pin must not be at V_{HH} for operations other than accelerated programming, or device damage may result. WP# has an internal pullup; when unconnected, WP# is at V_{IH} .

Figure 4 illustrates the algorithm for the program operation. Refer to the Erase and Program Operations—"AC Characteristics" section on page 63 section for parameters, and Figure 16 for timing diagrams.









Note: See Table 10 for program command sequence.

Figure 4. Program Operation

Program Suspend/Program Resume Command Sequence

The Program Suspend command allows the system to interrupt a programming operation or a Write to Buffer programming operation so that data can be read from any non-suspended sector. When the Program Suspend command is written during a programming process, the device halts the program operation within 15 µs maximum (5µs typical) and updates the status bits. Addresses are not required when writing the Program Suspend command.

After the programming operation has been suspended, the system can read array data from any non-suspended sector. The Program Suspend command may also be issued during a programming operation while an erase is suspended. In this case, data may be read from any addresses not in Erase Suspend or Program Suspend. If a read is needed from the Secured Silicon Sector area (One-time Program area), then user must use the proper command sequences to enter and exit this region. Note that the Secured Silicon Sector, autoselect, and CFI functions are unavailable when a program operation is in progress.

The system may also write the autoselect command sequence when the device is in the Program Suspend mode. The system can read as many autoselect codes as required. When the device exits the autoselect mode, the device reverts to the Program Suspend mode, and is ready for another valid operation. See Autoselect Command Sequence for more information.

After the Program Resume command is written, the device reverts to programming. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See Write Operation Status for more information.

S7IGL064A based MCPs S7IGL064A 00 A2 February 8, 2005

Advance Information



The system must write the Program Resume command (address bits are don't care) to exit the Program Suspend mode and continue the programming operation. Further writes of the Resume command are ignored. Another Program Suspend command can be written after the device has resumed programming.






Figure 5. Program Suspend/Program Resume

Chip Erase Command Sequence

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 10 shows the address and data requirements for the chip erase command sequence.

When the Embedded Erase algorithm is complete, the device returns to the read mode and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, or DQ2. Refer to the Write Operation Status section for information on these status bits.

Any commands written during the chip erase operation are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the chip erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.

Figure 6 illustrates the algorithm for the erase operation. Refer to the Erase and Program Operations table in the AC Characteristics section for parameters, and Figure 18 section for timing diagrams.

48 S7IGL064A based MCPs S7IGL064A 00 A2 February 8, 2005



Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock cycles are written, and are then followed by the address of the sector to be erased, and the sector erase command. Table 10 shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 µs occurs. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 µs, otherwise erasure may begin. Any sector erase address and command following the exceeded time-out may or may not be accepted. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. **Any command other than Sector Erase or Erase Suspend during the time-out period resets the device to the read mode.** *Note that the Secured Silicon Sector, autoselect, and CFI functions are unavailable when an erase operation is in progress.* The system must rewrite the command sequence and any additional addresses and commands.


The system can monitor DQ3 to determine if the sector erase timer has timed out (See the section on DQ3: Sector Erase Timer.). The time-out begins from the rising edge of the final WE# pulse in the command sequence.

When the Embedded Erase algorithm is complete, the device returns to reading array data and addresses are no longer latched. The system can determine the status of the erase operation by reading DQ7, DQ6, or DQ2 in the erasing sector. Refer to the Write Operation Status section for information on these status bits.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the sector erase command sequence should be reinitiated once the device has returned to reading array data, to ensure data integrity.



Figure 6 illustrates the algorithm for the erase operation. Refer to the Erase and Program Operations table in the AC Characteristics section for parameters, and Figure 18 section for timing diagrams.



Notes:

- 1. See Table 10 for program command sequence.
- 2. See the section on DQ3 for information on the sector erase timer.

Figure 6. Erase Operation

Erase Suspend/Erase Resume Commands

The Erase Suspend command, B0h, allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. This command is valid only during the sector erase operation, including the 50 µs time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm.

When the Erase Suspend command is written during the sector erase operation, the device requires a typical of 5 μ s (maximum of 20 μ s) to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation.

After the erase operation has been suspended, the device enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Reading at any address within erase-suspended sectors produces status information on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. Refer to the Write Operation Status section for information on these status bits.

After an erase-suspended program operation is complete, the device returns to the erase-suspend-read mode. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard word program operation. Refer to the Write Operation Status section for more information.

In the erase-suspend-read mode, the system can also issue the autoselect command sequence. Refer to the "Autoselect Mode" section on page 29 and "Autoselect Command Sequence" section on page 41 sections for details.

To resume the sector erase operation, the system must write the Erase Resume command. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

S71GL064A based MCPs S71GL064A 00 A2 February 8, 2005



Note: During an erase operation, this flash device performs multiple internal operations which are invisible to the system. When an erase operation is suspended, any of the internal operations that were not fully completed must be restarted. As such, if this flash device is continually issued suspend/resume commands in rapid succession, erase progress will be impeded as a function of the number of suspends. The result will be a longer cumulative erase time than without suspends. Note that the additional suspends do not affect device reliability or future performance. In most systems rapid erase/suspend activity occurs only briefly. In such cases, erase performance will not be significantly impacted.



Command Definitions

Table I0. Command Definitions (xI6 Mode, BYTE# = V_{IH})

Command Sequence (Note I)		Š					E	Bus Cycle	es (Notes 2-	-5)				
		Cycles	First		Seco	ond	Third		Fourth		Fifth		Sixth	
		Ó	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	d (Note 6)	1	RA	RD										
Rese	et (Note 7)	1	XXX	F0										
8)	Manufacturer ID	4	555	AA	2AA	55	555	90	X00	0001				
Note	Device ID (Note 9)	4	555	AA	2AA	55	555	90	X01	227E	XOE	(Note 18)	XOF	(Note 18)
elect (Secured Silicon Sector Factory Protect (Note 10)	4	555	AA	2AA	55	555	90	X03	(Note 10)				
Autoselect (Note	Sector Group Protect Verify (Note 12)	4	555	AA	2AA	55	555	90	(SA)X02	00/01				
Ente	r Secured Silicon Sector Region	3	555	AA	2AA	55	555	88						
Exit	Secured Silicon Sector Region	4	555	AA	2AA	55	555	90	XXX	00				
Prog	ram	4	555	AA	2AA	55	555	AO	PA	PD				
Write	e to Buffer (Note 11)	3	555	AA	2AA	55	SA	25	SA	WC	PA	PD	WBL	PD
Prog	ram Buffer to Flash	1	SA	29										
Write	e to Buffer Abort Reset (Note 13)	3	555	AA	2AA	55	555	FO						
Unlo	ck Bypass	3	555	AA	2AA	55	555	20						
Unlo	ck Bypass Program (Note 14)	2	XXX	A0	PA	PD								
Unlo	ck Bypass Reset (Note 15)	2	XXX	90	XXX	00								
Chip	Chip Erase		555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Sector Erase		6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30
Prog	ram/Erase Suspend (Note 16)	1	XXX	В0										
Prog	ram/Erase Resume (Note 17)	1	XXX	30										
CFI	Query (Note 18)	1	55	98										

Legend:

X = Don't care

RA = Read Address of memory location to be read.

RD = Read Data read from location RA during read operation.

PA = Program Address. Addresses latch on falling edge of WE# or CE# pulse, whichever happens later.

Notes:

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Shaded cells indicate read cycles. All others are write cycles.
- During unlock and command cycles, when lower address bits are 555 or 2AA as shown in table, address bits above A11 and data bits above DQ7 are don't care.
- No unlock or command cycles required when device is in read mode.
- Reset command is required to return to read mode (or to erasesuspend-read mode if previously in Erase Suspend) when device is in autoselect mode, or if DQ5 goes high while device is providing status information.
- Fourth cycle of the autoselect command sequence is a read cycle. Data bits DQ15–DQ8 are don't care. Except for RD, PD and WC. See Autoselect Command Sequence section for more information
- 8. Device ID must be read in three cycles.
- If WP# protects highest address sector, data is 98h for factory locked and 18h for not factory locked. If WP# protects lowest address sector, data is 88h for factory locked and 08h for not factor locked.

PD = Program Data for location PA. Data latches on rising edge of WE# or CE# pulse, whichever happens first.

SA = Sector Address of sector to be verified (in autoselect mode) or erased. Address bits A21–A15 uniquely select any sector.

WBL = Write Buffer Location. Address must be within same write buffer page as PA.

WC = Word Count. Number of write buffer locations to load minus 1.

- Data is 00h for an unprotected sector group and 01h for a protected sector group.
- 11. Total number of cycles in command sequence is determined by number of words written to write buffer. Maximum number of cycles in command sequence is 21, including "Program Buffer to Flash" command.
- 12. Command sequence resets device for next command after aborted write-to-buffer operation.
- 13. Unlock Bypass command is required prior to Unlock Bypass Program command.
- 14. Unlock Bypass Reset command is required to return to read mode when device is in unlock bypass mode.
- 15. System may read and program in non-erasing sectors, or enter autoselect mode, when in Erase Suspend mode. Erase Suspend command is valid only during a sector erase operation.
- Erase Resume command is valid only during Erase Suspend mode.
- Command is valid when device is ready to read array data or when device is in autoselect mode.
- 18. Refer to Table 4, AutoSelect Codes for individual Device IDs per device density and model number.

S7IGL064A based MCPs S7IGL064A 00 A2 February 8, 2005



Write Operation Status

The device provides several bits to determine the status of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 11 and the following subsections describe the function of these bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. The device also provides a hardware-based output signal, RY/BY#, to determine whether an Embedded Program or Erase operation is in progress or has been completed.

DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm is in progress or completed, or whether the device is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the command sequence.

During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1 µs, then the device returns to the read mode.


During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the device enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 100 μ s, then the device returns to the read mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ0–DQ6 while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the program or erase operation and DQ7 has valid data, the data outputs on DQ0–DQ6 may be still invalid. Valid data on DQ0–DQ7 will appear on successive read cycles.

Table 11 shows the outputs for Data# Polling on DQ7. Figure 7 shows the Data# Polling algorithm. Figure 19 in the AC Characteristics section shows the Data# Polling timing diagram.





Notes:

- 1. VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.
- 2. DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

Figure 7. Data# Polling Algorithm

RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to V_{CC} .

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is in the read mode, the standby mode, or in the erase-suspend-read mode. Table 11 shows the outputs for RY/BY#.

S71GL064A based MCPs S71GL064A 00 A2 February 8, 2005



DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. The system may use either OE# or CE# to control the read cycles. When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 100 μ s, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.


The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the subsection on DQ7: Data# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately 1 µs after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

Table 11 shows the outputs for Toggle Bit I on DQ6. Figure 8 shows the toggle bit algorithm. Figure 20 in the "AC Characteristics" section shows the toggle bit timing diagrams. Figure 21 shows the differences between DQ2 and DQ6 in graphical form. See also the subsection on DQ2: Toggle Bit II.





Note:

The system should recheck the toggle bit even if DQ5 = "1" because the toggle bit may stop toggling as DQ5 changes to "1." See the subsections on DQ6 and DQ2 for more information.

Figure 8. Toggle Bit Algorithm

S7IGL064A based MCPs S7IGL064A_00_A2 February 8, 2005



DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE# to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 11 to compare outputs for DQ2 and DQ6.

Figure 8 shows the toggle bit algorithm in flowchart form, and the section "DQ2: Toggle Bit II" explains the algorithm. See also the RY/BY#: Ready/Busy# subsection. Figure 20 shows the toggle bit timing diagram. Figure 21 shows the differences between DQ2 and DQ6 in graphical form.

Reading Toggle Bits DQ6/DQ2

Refer to Figure 8 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.

However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 6).

DQ5: Exceeded Timing Limits

DQ5 indicates whether the program, erase, or write-to-buffer time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1," indicating that the program or erase cycle was not successfully completed.

The device may output a "1" on DQ5 if the system tries to program a "1" to a location that was previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the timing limit has been exceeded, DQ5 produces a "1."

In all these cases, the system must write the reset command to return the device to the reading the array (or to erase-suspend-read if the device was previously in the erase-suspend-program mode).



DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not erasure has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out period is complete, DQ3 switches from a "0" to a "1." If the time between additional sector erase commands from the system can be assumed to be less than 50 μ s, the system need not monitor DQ3. See also the Sector Erase Command Sequence section.

After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is "1," the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0," the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted.

Table 11 shows the status of DQ3 relative to the other status bits.

DQI: Write-to-Buffer Abort

DQ1 indicates whether a Write-to-Buffer operation was aborted. Under these conditions DQ1 produces a "1". The system must issue the Write-to-Buffer-Abort-Reset command sequence to return the device to reading array data. See Write Buffer section for more details.

	Stat	us	DQ7 (Note 2)	DQ6	DQ5 (Note I)	DQ3	DQ2 (Note 2)	DQI	RY/BY#
Standard	Embedded F	Program Algorithm	DQ7#	Toggle	0	N/A	No toggle	0	0
Mode	Embedded	Erase Algorithm	0	Toggle	0	1	Toggle	N/A	0
Program	Program-	Program-Suspended Sector	Invalid (not allowed)						
Suspend Mode	Suspend Read	Non-Program Suspended Sector	tor						1
	Erase- Suspend Read	Erase-Suspended Sector	1	No toggle	0	N/A	Toggle	N/A	1
Erase Suspend Mode		Non-Erase Suspended Sector			Data	a			1
	Erase-Suspend-Program (Embedded Program)		DQ7#	Toggle	0	N/A	N/A	N/A	0
Write-to-	Busy (Note	3)	DQ7#	Toggle	0	N/A	N/A	0	0
Buffer	Abort (Note	e 4)	DQ7#	Toggle	0	N/A	N/A	1	0

Table II. Write Operation Status

Notes:


- 1. DQ5 switches to '1' when an Embedded Program, Embedded Erase, or Write-to-Buffer operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information.
- 2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
- 3. The Data# Polling algorithm should be used to monitor the last loaded write-buffer address location.
- 4. DQ1 switches to '1' when the device has aborted the write-to-buffer operation.



Absolute Maximum Ratings

Storage Temperature, Plastic Packages65°C to +150°C
Ambient Temperature with Power Applied -65° C to $+125^{\circ}$ C
Voltage with Respect to Ground:
V _{CC} (Note 1)
A9, OE#, ACC and RESET# (Note 2)-0.5 V to +12.5 V
All other pins (Note 1)0.5 V to V _{CC} +0.5 V
Output Short Circuit Current (Note 3)
Notes:

- 1. Minimum DC voltage on input or I/Os is -0.5 V. During voltage transitions, inputs or I/Os may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 9. Maximum DC voltage on input or I/Os is $V_{CC} + 0.5$ V. During voltage transitions, input or I/O pins may overshoot to $V_{CC} + 2.0$ V for periods up to 20 ns. See Figure 10.
- Minimum DC input voltage on pins A9, OE#, ACC, and RESET# is -0.5 V. During voltage transitions, A9, OE#, ACC, and RESET# may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 9. Maximum DC input voltage on pin A9, OE#, ACC, and RESET# is +12.5 V which may overshoot to +14.0V for periods up to 20 ns.
- 3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.
- 4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.






Figure 9. Maximum Negative Overshoot Waveform

Figure 10. Maximum Positive Overshoot Waveform

Operating Ranges

Industrial (I) Devices

Ambient lemperature (I_A)	'n
Supply Voltages	
V_{CC} for full voltage range +2.7 V to +3.6	٧
V_{CC} for regulated voltage range +3.0 V to +3.6	٧
V_{IO} V_{O}	СС

Note:Operating ranges define those limits between which the functionality of the device is guaranteed.



DC Characteristics

CMOS Compatible


Parameter Symbol	Parameter Description (Notes)			Min	Тур	Max	Unit
I _{LI}	Input Load Current (Note 1)					±1.0	μΑ
I _{LIT}	A9, ACC Input Load Current	$V_{CC} = V_{CC \text{ max}}; A9 = 12$.5 V			35	μΑ
I _{LR}	Reset Leakage Current	V _{CC} = V _{CC max} ; RESET#	= 12.5 V			35	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC max}$				±1.0	μΑ
			1 MHz		5	20	
I _{CC1}	V _{CC} Initial Read Current (Notes 2, 3)	$CE\# = V_{IL}, OE\# = V_{IH},$	5 MHz		18	25	mA
			10 MHz		35	50	†
	V Intra Dago Dood Current (Notes 2, 2)	CE# V OE# V	10 MHz		5	20	mA
I _{CC2}	V _{CC} Intra-Page Read Current (Notes 2, 3)	$CE\# = V_{IL}, OE\# = V_{IH}$	40 MHz		10	40	IIIA
I _{CC3}	V _{CC} Active Write Current (Note 3)	$CE\# = V_{IL}, OE\# = V_{IH}$			50	60	mA
I _{CC4}	V _{CC} Standby Current (Note 3)	$CE\#$, $RESET\# = V_{CC} \pm 0$ $WP\# = V_{IH}$.3 V,		1	5	μΑ
I _{CC5}	V _{CC} Reset Current (Note 3)	RESET# = $V_{SS} \pm 0.3 \text{ V, V}$	VP# = V _{IH}		1	5	μΑ
I _{CC6}	Automatic Sleep Mode (Notes 3, 5)	$V_{IH} = V_{CC} \pm 0.3 \text{ V};$ -0.1 < $V_{IL} \le 0.3 \text{ V, WP}\#$	= V _{IH}		1	5	μΑ
V _{IL}	Input Low Voltage 1 (Note 6)			-0.5		0.8	V
V _{IH}	Input High Voltage 1 (Note 6)			0.7 V _{CC}		$V_{CC} + 0.5$	V
V _{HH}	Voltage for ACC Program Acceleration	$V_{CC} = 2.7 - 3.6 \text{ V}$		11.5	12.0	12.5	V
V _{ID}	Voltage for Autoselect and Temporary Sector Unprotect	$V_{CC} = 2.7 - 3.6 \text{ V}$		11.5	12.0	12.5	V
V _{OL}	Output Low Voltage (Note 6)	$I_{OL} = 4.0 \text{ mA}, V_{CC} = V_{CC}$	C min			0.45	V
V _{OH1}	Output High Voltage	$I_{OH} = -2.0 \text{ mA}, V_{CC} = V$	CC min	0.85 V _{CC}			V
V _{OH2}	Output High Voltage	$I_{OH} = -100 \mu A, V_{CC} = V$	CC min	V _{CC} -0.4	1		V
VLKO	Low V _{CC} Lock-Out Voltage (Note 7)			2.3		2.5	V

Notes:

- 1. On the WP#/ACC pin only, the maximum input load current when WP# = V_{IL} is \pm 2.0 μ A.
- 2. The I_{CC} current listed is typically less than 2 mA/MHz, with OE# at V_{IH} .
- 3. Maximum I_{CC} specifications are tested with $V_{CC} = V_{CC} max$.
- 4. I_{CC} active while Embedded Erase or Embedded Program is in progress.
- 5. Automatic sleep mode enables the low power mode when addresses remain stable for t_{ACC} + 30 ns.
- 6. V_{CC} voltage requirements.
- 7. Not 100% tested.



Test Conditions



Note: Diodes are IN3064 or equivalent.

Figure II. Test Setup

Table 12. Test Specifications

Test Condition	All Speeds	Unit
Output Load	1 TTL gate	
Output Load Capacitance, C _L (including jig capacitance)	30	pF
Input Rise and Fall Times	5	ns
Input Pulse Levels	0.0 or V _{CC}	٧
Input timing measurement reference levels (See Note)	0.5 V _{CC}	V
Output timing measurement reference levels	0.5 V _{CC}	V



Key to Switching Waveforms

Waveform	Inputs	Outputs		
	Steady			
	Changing from H to L			
	Changing from L to H			
XXXXX	Don't Care, Any Change Permitted	Changing, State Unknown		
\longrightarrow	Does Not Apply	Center Line is High Impedance State (High Z)		




Figure 12. Input Waveforms and Measurement Levels

62 S7IGL064A based MCPs S7IGL064A_00_A2 February 8, 2005



AC Characteristics

Read-Only Operations-S29GL064A only

Parameter		Description		Test Setup		Speed Options	Unit
JEDEC	Std.	Des	cription	lest Setup		100	1
t _{AVAV}	t _{RC}	Read Cycle Time (Note 1)			Min	100	ns
t _{AVQV}	t _{ACC}	Address to Output Delay		$CE\#, OE\# = V_{IL}$	Max	100	ns
t _{ELQV}	t _{CE}	Chip Enable to Output Delay		OE# = V _{IL}	Max	100	ns
	t _{PACC}	Page Access Time			Max	25	ns
t _{GLQV}	t _{OE}	Output Enable to Output Delay			Max	25	ns
t _{EHQZ}	t _{DF}	Chip Enable to Output High Z (Note 1)			Max	16	ns
t _{GHQZ}	t _{DF}	Output Enable to Output High Z (Note 1)			Max	16	ns
t _{AXQX}	t _{OH}	Output Hold Time From Addresses, CE# or OE#, Whichever Occurs First			Min	0	ns
		Output Enable Hold	Read		Min	0	ns
	t _{OEH}	Time (Note 1)	Toggle and Data# Polling		Min	10	ns

Notes:

- 1. Not 100% tested.
- 2. See Figure 11 and Table 12 for test specifications.





Figure I3. Read Operation Timings





Note: Shows device in word mode. Addresses are A1-A-1 for byte mode.

Figure 14. Page Read Timings

Hardware Reset (RESET#)

Parameter					
JEDEC	Std.	Description		All Speed Options	Unit
	t _{Ready}	RESET# Pin Low (During Embedded Algorithms) to Read Mode (See Note)	Max	20	μS
	t _{Ready}	RESET# Pin Low (NOT During Embedded Algorithms) to Read Mode (See Note)	Max	500	ns
	t _{RP}	RESET# Pulse Width	Min	500	ns
	t _{RH}	Reset High Time Before Read (See Note)	Min	50	ns
	t _{RPD}	RESET# Input Low to Standby Mode (See Note)	Min	20	μs
	t _{RB}	RY/BY# Output High to CE#, OE# pin Low	Min	0	ns

Note:Not 100% tested.

S71GL064A based MCPs S71GL064A_00_A2 February 8, 2005






Figure I5. Reset Timings

Notes:

- 1. Not 100% tested.
- 2. See the "Erase and Programming Performance" section for more information.
- 3. For 1–16 words/1–32 bytes programmed.



Erase and Program Operations-S29GL064A Only


Parameter				Speed Options		
JEDEC	Std.	Description		100	Unit	
t _{AVAV}	t _{WC}	Write Cycle Time (Note 1)	Min	100	ns	
t _{AVWL}	t _{AS}	Address Setup Time	Min	0	ns	
	t _{ASO}	Address Setup Time to OE# low during toggle bit polling	Min	15	ns	
t _{WLAX}	t _{AH}	Address Hold Time	Min	45	ns	
	t _{AHT}	Address Hold Time From CE# or OE# high during toggle bit polling	Min	0	ns	
t _{DVWH}	t _{DS}	Data Setup Time	Min	35	ns	
t _{WHDX}	t _{DH}	Data Hold Time	Min	0	ns	
	t _{CEPH}	CE# High during toggle bit polling	Min	20	ns	
	t _{OEPH}	OE# High during toggle bit polling	Min	20	ns	
t _{GHWL}	t _{GHWL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0	ns	
t _{ELWL}	t _{CS}	CE# Setup Time	Min	0	ns	
t _{WHEH}	t _{CH}	CE# Hold Time	Min	0	ns	
t _{WLWH}	t _{WP}	Write Pulse Width	Min	35	ns	
t _{WHDL}	t _{WPH}	Write Pulse Width High	Min	30	ns	
		Write Buffer Program Operation (Notes 2, 3)	Тур	240		
t _{WHWH1}	t _{WHWH1}	Single Word Program Operation (Note 2)	Тур	60	μs	
		Accelerated Single Word Program Operation (Note 2)	Тур	54		
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation (Note 2)	Тур	0.5	sec	
	t _{VHH}	V _{HH} Rise and Fall Time (Note 1)	Min	250	ns	
	t _{VCS}	V _{CC} Setup Time (Note 1)	Min	50	μs	
	t _{BUSY}	WE# High to RY/BY# Low	Min	90	ns	
	t _{POLL}	Program Valid before Status Polling	Max	4	μs	

Notes:

- 1. Not 100% tested.
- 2. See the "Erase and Programming Performance" section for more information.
- 3. For 1–16 words/1–32 bytes programmed.
- 4. If a program suspend command is issued within t_{POLL}, the device requires t_{POLL} before reading status data, once programming has resumed (that is, the program resume command has been written). If the suspend command was issued after t_{POLL}, status data is available immediately after programming has resumed. See Figure 16.

S7IGL064A based MCPs S7IGL064A_00_A2 February 8, 2005





Notes:

- 1. $PA = program \ address, \ PD = program \ data, \ D_{OUT}$ is the true data at the program address.
- 2. Illustration shows device in word mode.

Figure 16. Program Operation Timings





Figure I7. Accelerated Program Timing Diagram






Notes:

- 1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status".)
- 2. Illustration shows device in word mode.

Figure 18. Chip/Sector Erase Operation Timings

68 S7IGL064A based MCPs S7IGL064A_00_A2 February 8, 2005





Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.


 t_{AHT} Addresses <- t_{AHT} t_{ASO} CE# t_{CEPH} WE# t_{OEPH} OE# .t_{DH} |t_{OE} |◀ Valid Valid Valid Valid Data DQ6 / DQ2 . Valid Data Status Status Status (first read) (second read) (stops toggling) RY/BY#

Figure 19. Data# Polling Timings (During Embedded Algorithms)

Note: VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle.

Figure 20. Toggle Bit Timings (During Embedded Algorithms)





Note: DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE# to toggle DQ2 and DQ6.

Figure 2I. DQ2 vs. DQ6

Temporary Sector Unprotect

Parameter					
JEDEC	Std	Std Description		All Speed Options	Unit
	t _{VIDR}	V _{ID} Rise and Fall Time (See Note)	Min	500	ns
	t _{RSP}	RESET# Setup Time for Temporary Sector Unprotect	Min	4	μs

Notes:

1. Not 100% tested.





Figure 22. Temporary Sector Group Unprotect Timing Diagram

70 S7IGL064A based MCPs S7IGL064A 00 A2 February 8, 2005





Note: For sector group protect, A6:A0 = 0xx0010. For sector group unprotect, A6:A0 = 1xx0010.

Figure 23. Sector Group Protect and Unprotect Timing Diagram



AC Characteristics


Alternate CE# Controlled Erase and Program Operations-S29GL064A

Para	meter			Speed Options	Unit
JEDEC	Std.	Description		100	Unit
t _{AVAV}	t _{WC}	Write Cycle Time (Note 1)	Min	100	ns
t _{AVWL}	t _{AS}	Address Setup Time	Min	0	ns
t _{ELAX}	t _{AH}	Address Hold Time	Min	45	ns
t _{DVEH}	t _{DS}	Data Setup Time	Min	35	ns
t _{EHDX}	t _{DH}	Data Hold Time	Min	0	ns
t _{GHEL}	t _{GHEL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0	ns
t _{WLEL}	t _{WS}	WE# Setup Time	Min	0	ns
t _{EHWH}	t _{WH}	WE# Hold Time	Min	0	ns
t _{ELEH}	t _{CP}	CE# Pulse Width	Min	35	ns
t _{EHEL}	t _{CPH}	CE# Pulse Width High	Min	25	ns
		Write Buffer Program Operation (Notes 2, 3)	Тур	240	
t _{WHWH1}	t _{WHWH1}	Single Word Program Operation (Note 2)	Тур	60	μs
		Accelerated Single Word Program Operation (Note 2)	Тур	54	
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation (Note 2)	Тур	0.5	sec
	t _{RH}	RESET# High Time Before Write	Min	50	ns
	t _{POLL}	Program Valid before Status Polling (Note 5)	Max	4	μs

Notes:

- 1. Not 100% tested.
- 2. See the "Erase and Programming Performance" section for more information.
- 3. For 1–16 words/1–32 bytes programmed.
- 4. If a program suspend command is issued within t_{POLL}, the device requires t_{POLL} before reading status data, once programming has resumed (that is, the program resume command has been written). If the suspend command was issued after t_{POLL}, status data is available immediately after programming has resumed. See Figure 24.





Notes:

- 1. Figure indicates last two bus cycles of a program or erase operation.
- 2. PA = program address, SA = sector address, PD = program data.
- 3. DQ7# is the complement of the data written to the device. D_{OUT} is the data written to the device.
- 4. Illustration shows device in word mode.

Figure 24. Alternate CE# Controlled Write (Erase/Program) Operation Timings



Erase And Programming Performance

Parameter		Typ (Note I)	Max (Note 2)	Unit	Comments
Sector Erase Time	0.5	3.5		Excludes 00h	
Chip Erase Time	64	128	sec	programming prior to erasure (Note 6)	
Total Write Buffer Program Time (Notes 3,	5)	240		μs	
Total Accelerated Effective Write Buffer Pro (Notes 4, 5)	200		μs	Excludes system level overhead (Note 7)	
Chip Program Time	63		sec	(1110 /)	

Notes:

- 1. Typical program and erase times assume the following conditions: 25° C, $V_{CC} = 3.0$ V, 10,000 cycles; checkerboard data pattern.
- 2. Under worst case conditions of 90°C; Worst case V_{CC}, 100,000 cycles.
- 3. Effective programming time (typ) is $15 \,\mu s$ (per word), $7.5 \,\mu s$ (per byte).
- 4. Effective accelerated programming time (typ) is 12.5 μs (per word), 6.3 μs (per byte).
- 5. Effective write buffer specification is calculated on a per-word/per-byte basis for a 16-word/32-byte write buffer operation.
- 6. In the pre-programming step of the Embedded Erase algorithm, all bits are programmed to 00h before erasure.
- 7. System-level overhead is the time required to execute the command sequence(s) for the program command. See Table 10 for further information on command definitions.



pSRAM Type I

4Mbit (256K Word x 16-bit)

8Mbit (512K Word x 16-bit)

I6Mbit (IM Word x I6-bit)

32Mbit (2M Word x I6-bit)

64Mbit (4M Word x 16-bit)

Functional Description

Mode	CE#	CE2/ZZ#	OE#	WE#	UB#	LB#	Addresses	I/O 1-8	1/0 9-16	Power
Read (word)	L	Н	L	Н	L	L	Х	Dout	Dout	I _{ACTIVE}
Read (lower byte)	L	Н	L	Н	Н	L	Х	Dout	High-Z	I _{ACTIVE}
Read (upper byte)	L	Н	L	Н	L	Н	Х	High-Z	Dout	I _{ACTIVE}
Write (word)	L	Н	Х	L	L	L	Х	Din	Din	I _{ACTIVE}
Write (lower byte)	L	Н	Х	L	Н	L	Х	Din	Invalid	I _{ACTIVE}
Write (upper byte)	L	Н	Х	L	L	Н	Х	Invalid	Din	I _{ACTIVE}
Outputs disabled	L	Н	Н	Н	Х	Х	Х	High-Z	High-Z	I _{ACTIVE}
Standby	Н	Н	Х	Х	Х	Х	Х	High-Z	High-Z	I _{STANDBY}
Deep power down	Н	L	Х	Х	Х	Х	Х	High-Z	High-Z	I _{DEEP SLEEP}

Absolute Maximum Ratings

Item	Symbol	Ratings	Units
Voltage on any pin relative to V _{SS}	Vin, Vout	-0.2 to V _{CC} +0.3	V
Voltage on V_{CC} relative to V_{SS}	V _{CC}	-0.2 to 3.6	V
Power dissipation	P _D	1	W
Storage temperature	T _{STG}	-55 to 150	°C
Operating temperature	T _A	-25 to 85	°C



DC Characteristics

Table I3. 4Mb pSRAM Asynchronous

				Asynchronous	
	Perfo	rmance Grade		-70	
		Density		4Mb pSRAM	
Symbol	Parameter	Conditions	Min	Max	Units
V_{CC}	Power Supply		2.7	3.3	V
V_{IH}	Input High Level		0.8 Vccq	V _{CC} + 0.3	V
V _{IL}	Input Low Level		-0.3	0.4	V
I _{IL}	Input Leakage Current	Vin = 0 to V _{CC}		0.5	μΑ
I _{LO}	Output Leakage Current	OE = V _{IH} or Chip Disabled		0.5	μΑ
		I _{OH} = -1.0 mA			
V_{OH}	Output High Voltage	I _{OH} = -0.2 mA	0.8 Vccq		V
		$I_{OH} = -0.5 \text{ mA}$			
		I _{OL} = 2.0 mA			
V_{OL}	Output Low Voltage	I _{OL} = 0.2 mA		0.2	V
		I _{OL} = 0.5 mA			
I _{ACTIVE}	Operating Current	V _{CC} = 3.3 V		25	mA
	Charadha Carrana	V _{CC} = 3.0 V		70	
ISTANDBY	Standby Current	V _{CC} = 3.3 V			- μΑ
I _{DEEP} SLEEP	Deep Power Down Current			х	μΑ
I _{PAR 1/4}	1/4 Array PAR Current			х	μΑ
I _{PAR 1/2}	1/2 Array PAR Current			х	μΑ

Table I4. 8Mb pSRAM Asynchronous

						;					
		Version			E	3			С		
	Performance Grade			-55			-70		-70		
Densit				8Mb pSRAM	1		8Mb pSRAM		81/	lb pSRAM	
Symbol	Parameter	Conditions	Min	Max	Units	Min	Max	Units	Min	Max	Units
V _{CC}	Power Supply		2.7	3.3	V	2.7	3.6	V	2.7	3.3	V
V _{IH}	Input High Level		2.2	V _{CC} + 0.3	V	2.2	V _{CC} + 0.3	V	0.8	V _{CC} +0.3	V
V _{IL}	Input Low Level		-0.3	0.6	V	-0.3	0.6	V	-0.3	0.4	V
I _{IL}	Input Leakage Current	Vin = 0 to V _{CC}		0.5	μΑ		0.5	μΑ		0.5	μΑ
I _{LO}	Output Leakage Current	OE = V _{IH} or Chip Disabled		0.5	μΑ		0.5	μΑ		0.5	μΑ



Table I4. 8Mb pSRAM Asynchronous (Continued)

						As	ynchronous	;			
		Version				В			С		
	Perfor	mance Grade	-55			-70			-70		
		Density		8Mb pSRAN	Л	٤	BMb pSRAM		81/	lb pSRAM	I
Symbol	Parameter	Conditions	Min	Max	Units	Min	Max	Units	Min	Max	Units
		$I_{OH} = -1.0 \text{ mA}$	V _{CC} -0.4			V _{CC} -0.4					
V_{OH}	Output High Voltage	I _{OH} = -0.2 mA			V			V	0.8 V _{CCQ}		V
		$I_{OH} = -0.5 \text{ mA}$									
		I _{OL} = 2.0 mA		0.4			0.4				
V_{OL}	Output Low Voltage	I _{OL} = 0.2 mA			V			V		0.2	V
		$I_{OL} = 0.5 \text{ mA}$									
I _{ACTIVE}	Operating Current	$V_{CC} = 3.3 \text{ V}$		25	mA		23	mA		25	mA
	Standby Current	$V_{CC} = 3.0 \text{ V}$		60			60			70	
STANDBY	Standby Current	$V_{CC} = 3.3 \text{ V}$			μA			μΑ			μΑ
I _{DEEP} SLEEP	Deep Power Down Current			х	μΑ		х	μΑ		х	μΑ
I _{PAR 1/4}	1/4 Array PAR Current			х	μΑ		х	μΑ		х	μΑ
I _{PAR 1/2}	1/2 Array PAR Current			х	μΑ		х	μA		×	μΑ

Table I5. I6Mb pSRAM Asynchronous

					Asynchr	onous		
		Performance Grade		-55			-70	
		Density	16Mb pSRAM			16Mb pSRAM		
Symbol	Parameter	Conditions	Minimum	Maximum	Units	Minimum	Maximum	Units
V _{CC}	Power Supply		2.7	3.6	V	2.7	3.6	V
V _{IH}	Input High Level		2.2	V _{CC} + 0.3	٧	2.2	V _{CC} + 0.3	٧
V _{IL}	Input Low Level		-0.3	0.6	V	-0.3	0.6	V
I _{IL}	Input Leakage Current	$Vin = 0 \text{ to } V_{CC}$		0.5	μΑ		0.5	μΑ
I _{LO}	Output Leakage Current	OE = V _{IH} or Chip Disabled		0.5	μΑ		0.5	μΑ
		I _{OH} = -1.0 mA	V _{CC} -0.4			V _{CC} -0.4		
V _{OH}	Output High Voltage	$I_{OH} = -0.2 \text{ mA}$			٧			V
		$I_{OH} = -0.5 \text{ mA}$						
		$I_{OL} = 2.0 \text{ mA}$		0.4			0.4	
V _{OL}	Output Low Voltage	$I_{OL} = 0.2 \text{ mA}$			٧			V
		$I_{OL} = 0.5 \text{ mA}$						
I _{ACTIVE}	Operating Current	$V_{CC} = 3.3 \text{ V}$		25	mA		25	mA
	Standby Current	$V_{CC} = 3.0 \text{ V}$		100			100	
STANDBY	Standby Current	$V_{CC} = 3.3 \text{ V}$			μΑ			μΑ
I _{DEEP SLEEP}	Deep Power Down Current			х	μΑ		х	μΑ
I _{PAR 1/4}	1/4 Array PAR Current			х	μΑ		х	μΑ



Table I5. I6Mb pSRAM Asynchronous (Continued)

					Asynchr	onous		
		Performance Grade	-55 -70					
		10	6Mb pSRAM		16Mb pSRAM			
Symbol	Parameter	Minimum	Maximum	Units	Minimum	Maximum	Units	
I _{PAR 1/2}	1/2 Array PAR Current			х	μΑ		х	μΑ

Table I6. I6Mb pSRAM Page Mode

							Page Mode				
	Perfo	rmance Grade		-60			-65			-70	
		Density	1	6Mb pSRAN	1	16Mb pSRAM			16Mb pSRAM		
Symbol	Parameter	Conditions	Min	Max	Units	Min Max Units		Min	Max	Units	
V_{CC}	Power Supply		2.7	3.3	V	2.7	3.3	>	2.7	3.3	>
V_{IH}	Input High Level		0.8 Vccq	V _{CC} + 0.2	V	0.8 Vccq	V _{CC} + 0.2	V	0.8 Vccq	V _{CC} + 0.2	V
V _{IL}	Input Low Level		-0.2	0.2 Vccq	V	-0.2	0.2 Vccq	V	-0.2	0.2 Vccq	٧
I _{IL}	Input Leakage Current	Vin = 0 to V _{CC}		1	μΑ		1	μΑ		1	μΑ
I _{LO}	Output Leakage Current	OE = V _{IH} or Chip Disabled		1	μΑ		1	μΑ		1	μΑ
		$I_{OH} = -1.0 \text{ mA}$									
V_{OH}	Output High Voltage	$I_{OH} = -0.2 \text{ mA}$			V			V			V
		$I_{OH} = -0.5 \text{ mA}$	0.8 Vccq			0.8 Vccq			0.8 Vccq		
		I _{OL} = 2.0 mA									
V_{OL}	Output Low Voltage	$I_{OL} = 0.2 \text{ mA}$			V			V			V
		$I_{OL} = 0.5 \text{ mA}$		0.2 Vccq			0.2 Vccq			0.2 Vccq	
I _{ACTIVE}	Operating Current	$V_{CC} = 3.3 \text{ V}$		25	mA		25	mA		25	mA
	Standby	$V_{CC} = 3.0 \text{ V}$			μA			μA			
I _{STANDBY}	Current	$V_{CC} = 3.3 \text{ V}$		100	μΑ		100	μΑ		100	μΑ
I _{DEEP} SLEEP	Deep Power Down Current			10	μΑ		10	μΑ		10	μΑ
I _{PAR 1/4}	1/4 Array PAR Current			65	μΑ		65	μΑ		65	μΑ
I _{PAR 1/2}	1/2 Array PAR Current			80	μΑ		80	μΑ		80	μΑ



Table I7. 32Mb pSRAM Page Mode

								Page N	lode					
		Version		С						E				
	Perfo	rmance Grade		-65			-60		-65			-70		
		Density	32Mb pSRAM		32N	lb pSR	AM	32Mb pSRAM			32	Mb pS	RAM	
Symbol	Parameter	Conditions	Min	Max	Units	Min	Max	Units	Min	Max	Units	Min	Max	Units
V _{CC}	Power Supply		2.7	3.6	V	2.7	3.3	V	2.7	3.3	V	2.7	3.3	V
V_{IH}	Input High Level		1.4	V _{CC} + 0.2	V	0.8 Vccq	V _{CC} + 0.2	V	0.8 Vccq	V _{CC} + 0.2	V	0.8 Vccq	V _{CC} + 0.2	V
V _{IL}	Input Low Level		-0.2	0.4	V	-0.2	0.2 Vccq	٧	-0.2	0.2 Vccq	V	-0.2	0.2 Vccq	V
I _{IL}	Input Leakage Current	Vin = 0 to V _{CC}		0.5	μΑ		1	μΑ		1	μΑ		1	μΑ
I _{LO}	Output Leakage Current	OE = V _{IH} or Chip Disabled		0.5	μΑ		1	μΑ		1	μΑ		1	μΑ
		I _{OH} = -1.0 mA												
V_{OH}	Output High Voltage	$I_{OH} = -0.2 \text{ mA}$	0.8 Vccq		V			V			V			V
		$I_{OH} = -0.5 \text{ mA}$				0.8 Vccq			0.8 Vccq			0.8 Vccq		
		$I_{OL} = 2.0 \text{ mA}$												
V_{OL}	Output Low Voltage	$I_{OL} = 0.2 \text{ mA}$		0.2	V			V			V			V
	voitage	$I_{OL} = 0.5 \text{ mA}$					0.2 Vccq			0.2 Vccq			0.2 Vccq	
I _{ACTIVE}	Operating Current	$V_{CC} = 3.3 \text{ V}$		25	mA		25	mA		25	mA		25	mA
	Standby	$V_{CC} = 3.0 \text{ V}$			μΑ			μA						
I _{STANDBY}	Current	$V_{CC} = 3.3 \text{ V}$		100	μΑ		120	μΑ		120	μA		120	μΑ
I _{DEEP} SLEEP	Deep Power Down Current			10	μΑ		10	μΑ		10	μΑ		10	μΑ
I _{PAR 1/4}	1/4 Array PAR Current			65	μΑ		75	μΑ		75	μΑ		75	μΑ
I _{PAR 1/2}	1/2 Array PAR Current			80	μΑ		90	μΑ		90	μA		90	μΑ

Table 18. 64Mb pSRAM Page Mode

			Page Mode						
	Perfo	rmance Grade		-70					
		Density		64Mb pSRAM					
Symbol	Parameter	Conditions	Min	Max	Units				
V _{CC}	Power Supply		2.7	3.3	V				
V _{IH}	Input High Level		0.8 Vccq	V _{CC} + 0.2	V				
V _{IL}	Input Low Level		-0.2	0.2 Vccq	V				



Table 18. 64Mb pSRAM Page Mode (Continued)

				Page Mode			
	Perfo	rmance Grade		-70			
		Density		64Mb pSRAM			
Symbol	Parameter	Conditions	Min	Max	Units		
I _{IL}	Input Leakage Current	Vin = 0 to V _{CC}		1	μΑ		
I _{LO}	Output Leakage Current	OE = V _{IH} or Chip Disabled		1	μΑ		
		I _{OH} = -1.0 mA					
V_{OH}	Output High Voltage	I _{OH} = -0.2 mA			V		
	J	$I_{OH} = -0.5 \text{ mA}$	0.8 Vccq				
		I _{OL} = 2.0 mA					
V_{OL}	Output Low Voltage	I _{OL} = 0.2 mA			V		
		I _{OL} = 0.5 mA		0.2 Vccq			
I _{ACTIVE}	Operating Current	V _{CC} = 3.3 V		25	mA		
	Charadla Command	V _{CC} = 3.0 V					
I _{STANDBY}	Standby Current	V _{CC} = 3.3 V		120	μΑ		
I _{DEEP} SLEEP	Deep Power Down Current			10	μΑ		
I _{PAR 1/4}	1/4 Array PAR Current			65	μΑ		
I _{PAR 1/2}	1/2 Array PAR Current			80	μΑ		

Timing Test Conditions

Item	
Input Pulse Level	0.1 V _{CC} to 0.9 V _{CC}
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V _{CC}
Operating Temperature	-25°C to +85°C



Output Load Circuit




Figure 25. Output Load Circuit

Power Up Sequence

After applying power, maintain a stable power supply for a minimum of 200 μs after CE# > $V_{IH}.$



AC Characteristics

Table 19. 4Mb pSRAM Page Mode

			Asy	nchrono	us
	Pei	formance Grade		-70	
		Density	41	/lb pSRA	М
3 Volt	Symbol	Parameter	Min	Max	Units
	trc	Read cycle time	70		ns
	taa	Address Access Time		70	ns
	tco	Chip select to output		70	ns
	toe	Output enable to valid output		20	ns
	tba	UB#, LB# Access time		70	ns
_	tlz	Chip select to Low-z output	10		ns
Read	tblz	UB#, LB# Enable to Low-Z output	10		ns
	tolz	Output enable to Low-Z output	5		ns
	thz	Chip enable to High-Z output	0	20	ns
	tbhz	UB#, LB# disable to High-Z output	0	20	ns
	tohz	Output disable to High-Z output	0	20	ns
	toh	Output hold from Address Change	10		ns



Table 19. 4Mb pSRAM Page Mode (Continued)

			Asy	nchrono	us
	Pei	rformance Grade		-70	
		Density	41	/lb pSRA	М
3 Volt	Symbol	Parameter	Min	Max	Units
	twc	Write cycle time	70		ns
	tcw	Chipselect to end of write	70		ns
	tas	Address set up Time	0		ns
	taw	Address valid to end of write	70		ns
	tbw	UB#, LB# valid to end of write	70		ns
ω o	twp	Write pulse width	55		ns
Write	twr	Write recovery time	0		ns
	twhz	Write to output High-Z		20	ns
	tdw	Data to write time overlap	25		ns
	tdh	Data hold from write time	0		ns
	tow	End write to output Low-Z	5		
	tow	Write high pulse width	7.5		ns
	tpc	Page read cycle	х		
Other	tpa	Page address access time		х	
₹	twpc	Page write cycle	Х		
	tcp	Chip select high pulse width	Х		



Table 20. 8Mb pSRAM Asynchronous

						Asy	nchrono	us				
		Version			I	3				С		
	Pei	rformance Grade		-55			-70		-70			
		Density	8Mb pSRAM			81	/lb pSRA	М	8Mb pSRAM			
3 Volt	Symbol	Parameter	Min	Max	Units	Min	Max	Units	Min	Max	Units	
	trc	Read cycle time	55		ns	70		ns	70		ns	
	taa	Address Access Time		55	ns		70	ns		70	ns	
	tco	Chip select to output		55	ns		70	ns		70	ns	
	toe	Output enable to valid output		30	ns		35	ns		20	ns	
	tba	UB#, LB# Access time		55	ns		70	ns		70	ns	
_	tlz	Chip select to Low-z output	5		ns	5		ns	10		ns	
Read	tblz	UB#, LB# Enable to Low-Z output	5		ns	5		ns	10		ns	
	tolz	Output enable to Low-Z output	5		ns	5		ns	5		ns	
	thz	Chip enable to High-Z output	0	20	ns	0	25	ns	0	20	ns	
	tbhz	UB#, LB# disable to High-Z output	0	20	ns	0	25	ns	0	20	ns	
	tohz	Output disable to High-Z output	0	20	ns	0	25	ns	0	20	ns	
	toh	Output hold from Address Change	10		ns	10		ns	10		ns	
	1			ı	ı		ı	ı				



Table 20. 8Mb pSRAM Asynchronous (Continued)

						Asy	nchrono	us			
		Version			E	3				С	
	Pei	rformance Grade		-55			-70			-70	
		Density	81	/lb pSRA	М	8Mb pSRAM			18	М	
3 Volt	Symbol	Parameter	Min	Max	Units	Min	Max	Units	Min	Max	Units
	twc	Write cycle time	55		ns	70		ns	70		ns
	tcw	Chip select to end of write	45		ns	55		ns	70		ns
	tas	Address set up Time	0		ns	0		ns	0		ns
	taw	Address valid to end of write	45		ns	55		ns	70		ns
	tbw	UB#, LB# valid to end of write	45		ns	55		ns	70		ns
υ υ	twp	Write pulse width	45		ns	55		ns	55		ns
Write	twr	Write recovery time	0		ns	0		ns	0		ns
	twhz	Write to output High-Z		25	ns		25			20	ns
	tdw	Data to write time overlap	40		ns	40		ns	25		ns
	tdh	Data hold from write time	0		ns	0		ns	0		ns
	tow	End write to output Low-Z	5			5			5		
	tow	Write high pulse width	х	х	ns	х	х	ns	х	х	ns
	tpc	Page read cycle	х			Х			х		
Other	tpa	Page address access time		х			х			х	
₹	twpc	Page write cycle	х			Х			х		
	tcp	Chip select high pulse width	Х			х			х		



Figure 26. I6Mb pSRAM Asynchronous

					Asynch	ronous		
	Pei	rformance Grade		-55			-70	
		Density	16	Mb pSR/	M	16	Mb pSRA	M
3 Volt	Symbol	Parameter	Min	Max	Units	Min	Max	Units
	trc	Read cycle time	55		ns	70		ns
	taa	Address Access Time		55	ns		70	ns
	tco	Chip select to output		55	ns		70	ns
	toe	Output enable to valid output		30	ns		35	ns
	tba	UB#, LB# Access time		55	ns		70	ns
-	tlz	Chip select to Low-z output	5		ns	5		ns
Read	tblz	UB#, LB# Enable to Low-Z output	5		ns	5		ns
	tolz	Output enable to Low-Z output	5		ns	5		ns
	thz	Chip enable to High-Z output	0	25	ns	0	25	ns
	tbhz	UB#, LB# disable to High-Z output	0	25	ns	0	25	ns
	tohz	Output disable to High-Z output	0	25	ns	0	25	ns
	toh	Output hold from Address Change	10		ns	10		ns
	twc	Write cycle time	55		ns	70		ns
	tcw	Chipselect to end of write	50		ns	55		ns
	tas	Address set up Time	0		ns	0		ns
	taw	Address valid to end of write	50		ns	55		ns
	tbw	UB#, LB# valid to end of write	50		ns	55		ns
Ð	twp	Write pulse width	50		ns	55		ns
Write	twr	Write recovery time	0		ns	0		ns
	twhz	Write to output High-Z		25	ns		25	ns
	tdw	Data to write time overlap	25		ns	25		ns
	tdh	Data hold from write time	0		ns	0		ns
	tow	End write to output Low-Z	5			5		
	tow	Write high pulse width	х	х	ns	х	х	ns



Figure 26. I6Mb pSRAM Asynchronous (Continued)

			Asynchronous									
	Per	rformance Grade		-55			-70					
		Density	16	Mb pSRA	M	16Mb pSRAM						
3 Volt	Symbol	Parameter	Min	Max	Units	Min	Max	Units				
	tpc	Page read cycle	Х			Х						
Other	tpa	Page address access time		х			х					
8	twpc	Page write cycle	х			х						
	tcp Chip select high pulse width		х			х						

Table 21. I6Mb pSRAM Page Mode

			Page Mode											
	Pe	rformance Grade		-60			-65			-70				
		Density	16	Mb pSRA	M	16	Mb pSRA	M	16	Mb pSRA	M			
3 Volt	Symbol	Parameter	Min	Max	Units	Min	Max	Units	Min	Max	Units			
	trc	Read cycle time	60	20k	ns	65	20k	ns	70	20k	ns			
	taa	Address Access Time		60	ns		65	ns		70	ns			
	tco	Chip select to output		60	ns		65	ns		70	ns			
	toe	Output enable to valid output		25	ns		25	ns		25	ns			
	tba	UB#, LB# Access time		60	ns		65	ns		70	ns			
_	tlz	Chip select to Low-z output	10		ns	10		ns	10		ns			
Read	tblz	UB#, LB# Enable to Low-Z output	10		ns	10		ns	10		ns			
	tolz	Output enable to Low-Z output	5		ns	5		ns	5		ns			
	thz	Chip enable to High-Z output	0	5	ns	0	5	ns	0	5	ns			
	tbhz	UB#, LB# disable to High-Z output	0	5	ns	0	5	ns	0	5	ns			
	tohz	Output disable to High-Z output	0	5	ns	0	5	ns	0	5	ns			
	toh	Output hold from Address Change	5		ns	5		ns	5		ns			



Table 21. I6Mb pSRAM Page Mode (Continued)

						P	age Mod	е			
	Pei	rformance Grade		-60			-65			-70	
	_	Density	16	Mb pSRA	M	16	Mb pSRA	M	16	Mb pSRA	M
3 Volt	Symbol	Parameter	Min	Max	Units	Min	Max	Units	Min	Max	Units
	twc	Write cycle time	60	20k	ns	65	20k	ns	70	20k	ns
	tcw	Chipselect to end of write	50		ns	60		ns	60		ns
	tas	Address set up Time	0		ns	0		ns	0		ns
	taw	Address valid to end of write	50		ns	60		ns	60		ns
	tbw	UB#, LB# valid to end of write	50		ns	60		ns	60		ns
υ υ	twp	Write pulse width	50		ns	50		ns	50		ns
Write	twr	Write recovery time	0		ns	0		ns	0		ns
	twhz	Write to output High-Z		5	ns		5	ns		5	ns
	tdw	Data to write time overlap	20		ns	20		ns	20		ns
	tdh	Data hold from write time	0		ns	0		ns	0		ns
	tow	End write to output Low-Z	5			5			5		
	tow	Write high pulse width	7.5		ns	7.5		ns	7.5		ns
									•		
	tpc	Page read cycle	25	20k	ns	25	20k	ns	25	20k	ns
Other	tpa	Page address access time		25	ns		25	ns		25	ns
ð	twpc	Page write cycle	25	20k	ns	25	20k	ns	25	20k	ns
	tcp	Chip select high pulse width	10		ns	10		ns	10		ns



Table 22. 32Mb pSRAM Page Mode

								Page	Mode					
		Version		С						E				
	Pe	rformance Grade		-65			-60			-65				
		Density	32Mb pSRAM			32Mb pSRAM			321	Mb pSR	АМ	32Mb pSRAM		
3 Volt	Symbol	Parameter	Min	Max	Units	Min	Max	Units	Min	Max	Units	Min	Max	Units
	trc	Read cycle time	65	20k	ns	60	20k	ns	65	20k	ns	70	20k	ns
	taa	Address Access Time		65	ns		60	ns		65	ns		70	ns
	tco	Chip select to output		65	ns		60	ns		65	ns		70	ns
	toe	Output enable to valid output		20	ns		25	ns		25	ns		25	ns
	tba	UB#, LB# Access time		65	ns		60	ns		65	ns		70	ns
_	tlz	Chip select to Low-z output	10		ns	10		ns	10		ns	10		ns
Read	tblz	UB#, LB# Enable to Low-Z output	10		ns	10		ns	10		ns	10		ns
	tolz	Output enable to Low-Z output	5		ns	5		ns	5		ns	5		ns
	thz	Chip enable to High-Z output	0	20	ns	0	5	ns	0	5	ns	0	5	ns
	tbhz	UB#, LB# disable to High-Z output	0	20	ns	0	5	ns	0	5	ns	0	5	ns
	tohz	Output disable to High-Z output	0	20	ns	0	5	ns	0	5	ns	0	5	ns
	toh	Output hold from Address Change	5		ns	5		ns	5		ns	5		ns



Table 22. 32Mb pSRAM Page Mode (Continued)

								Page	Mode					
		Version		С						E				
	Pei	rformance Grade		-65			-60			-65			-70	
		Density	321	/lb pSR	AM	32	Mb pSR	АМ	32	Mb pSR	АМ	321	/lb pSR	АМ
3 Volt	Symbol	Parameter	Min	Max	Units	Min	Max	Units	Min	Max	Units	Min	Max	Units
	twc	Write cycle time	65	20k	ns	60	20k	ns	65	20k	ns	70	20k	ns
	tcw	Chipselect to end of write	55		ns	50		ns	60		ns	60		ns
	tas	Address set up Time	0		ns	0		ns	0		ns	0		ns
	taw	Address valid to end of write	55		ns	50		ns	60		ns	60		ns
	tbw	UB#, LB# valid to end of write	55		ns	50		ns	60		ns	60		ns
ø	twp	Write pulse width	55	20k	ns	50		ns	50		ns	50		ns
Write	twr	Write recovery time	0		ns	0		ns	0		ns	0		ns
	twhz	Write to output High-Z		5	ns		5	ns		5	ns		5	ns
	tdw	Data to write time overlap	25		ns	20		ns	20		ns	20		ns
	tdh	Data hold from write time	0		ns	0		ns	0		ns	0		ns
	tow	End write to output Low-Z	5			5			5			5		
	tow	Write high pulse width	7.5		ns	7.5		ns	7.5		ns	7.5		ns
	tpc	Page read cycle	25	20k	ns	25	20k	ns	25	20k	ns	25	20k	ns
Other	tpa	Page address access time		25	ns		25	ns		25	ns		25	ns
) F	twpc	Page write cycle	25	20k	ns	25	20k	ns	25	20k	ns	25	20k	ns
	tcp	Chip select high pulse width	10		ns	10		ns	10		ns	10		ns



Table 23. 64Mb pSRAM Page Mode

			P	age Mod	е
	Pei	rformance Grade		-70	
		Density	64	Mb pSRA	M
3 Volt	Symbol	Parameter	Min	Max	Units
	trc	Read cycle time	70	20k	ns
	taa	Address Access Time		70	ns
	tco	Chip select to output		70	ns
	toe	Output enable to valid output		25	ns
	tba	UB#, LB# Access time		70	ns
_	tlz	Chip select to Low-z output	10		ns
Read	tblz	UB#, LB# Enable to Low-Z output	10		ns
	tolz	Output enable to Low-Z output	5		ns
	thz	Chip enable to High-Z output	0	5	ns
	tbhz	UB#, LB# disable to High-Z output	0	5	ns
	tohz	Output disable to High-Z output	0	5	ns
	toh	Output hold from Address Change	5		ns
					•
	twc	Write cycle time	70	20k	ns
	tcw	Chipselect to end of write	60		ns
	tas	Address set up Time	0		ns
	taw	Address valid to end of write	60		ns
	tbw	UB#, LB# valid to end of write	60		ns
	twp	Write pulse width	50	20k	ns
Write	twr	Write recovery time	0		ns
	twhz	Write to output High-Z		5	ns
	tdw	Data to write time overlap	20		ns
	tdh	Data hold from write time	0		ns
	tow	End write to output Low-Z	5		
	tow	Write high pulse width	7.5		ns



Table 23. 64Mb pSRAM Page Mode (Continued)

			Pa	age Mod	е
	Per	formance Grade		-70	
Density		64	Mb pSRA	M	
3 Volt	Symbol	Parameter	Min	Max	Units
	tpc	Page read cycle	20	20k	ns
Other	tpa	Page address access time		20	ns
₽Õ	twpc	Page write cycle	20	20k	ns
	tcp	Chip select high pulse width	10		ns

Timing Diagrams

Read Cycle




Figure 27. Timing of Read Cycle (CE# = OE# = V_{IL} , WE# = ZZ# = V_{IH})






Figure 28. Timing Waveform of Read Cycle (WE# = ZZ# = V_{IH})






Figure 29. Timing Waveform of Page Mode Read Cycle (WE# = ZZ# = V_{IH})



Write Cycle




Figure 30. Timing Waveform of Write Cycle (WE# Control, ZZ# = V_{IH})




Figure 3I. Timing Waveform of Write Cycle (CE# Control, ZZ# = V_{IH})






Figure 32. Timing Waveform of Page Mode Write Cycle ($ZZ\# = V_{IH}$)

Power Savings Modes

(For I6M Page Mode, 32M and 64M Only)

There are several power savings modes.

- Partial Array Self Refresh
- Temperature Compensated Refresh (64M)
- Deep Sleep Mode
- Reduced Memory Size (32M, 16M)

The operation of the power saving modes ins controlled by the settings of bits contained in the Mode Register. This definition of the Mode Register is shown in Figure 33 and the various bits are used to enable and disable the various low power modes as well as enabling Page Mode operation. The Mode Register is set by using the timings defined in Figure 34.

Partial Array Self Refresh (PAR)

In this mode of operation, the internal refresh operation can be restricted to a 16Mb, 32Mb, or 48Mb portion of the array. The array partition to be refreshed is determined by the respective bit settings in the Mode Register. The register set-



tings for the PASR operation are defined in Table 25. In this PASR mode, when ZZ# is active low, only the portion of the array that is set in the register is refreshed. The data in the remainder of the array will be lost. The PASR operation mode is only available during standby time (ZZ# low) and once ZZ# is returned high, the device resumes full array refresh. All future PASR cycles will use the contents of the Mode Register that has been previously set. To change the address space of the PASR mode, the Mode Register must be reset using the previously defined procedures. For PASR to be activated, the register bit, A4 must be set to a one (1) value, "PASR Enabled". If this is the case, PASR will be activated 10 µs after ZZ# is brought low. If the A4 register bit is set equal to zero (0), PASR will not be activated.

Temperature Compensated Refresh (for 64Mb)

In this mode of operation, the internal refresh rate can be optimized for the operation temperature used and this can then lower standby current. The DRAM array in the PSRAM must be refreshed internally on a regular basis. At higher temperatures, the DRAM cell must be refreshed more often than at lower temperatures. By setting the temperature of operation in the Mode Register, this refresh rate can be optimized to yield the lowest standby current at the given operating temperature. There are four different temperature settings that can be programmed in to the pSRAM. These are defined in Figure 33.

Deep Sleep Mode

In this mode of operation, the internal refresh is turned off and all data integrity of the array is lost. Deep Sleep is entered by bringing ZZ# low with the A4 register bit set to a zero (0), "Deep Sleep Enabled". If this is the case, Deep Sleep will be entered 10 μ s after ZZ# is brought low. The device will remain in this mode as long as ZZ# remains low. If the A4 register bit is set equal to one (1), Deep Sleep will not be activated.


Reduced Memory Size (for 32M and I6M)

In this mode of operation, the 32Mb PSRAM can be operated as a 8Mb or 16Mb device. The mode and array size are determined by the settings in the VA register. The VA register is set according to the following timings and the bit settings in the table "Address Patterns for RMS". The RMS mode is enabled at the time of ZZ transitioning high and the mode remains active until the register is updated. To return to the full 32Mb address space, the VA register must be reset using the previously defined procedures. While operating in the RMS mode, the unselected portion of the array may not be used.

Other Mode Register Settings (for 64M)

The Page Mode operation can also be enabled and disabled using the Mode Register. Register bit A7 controls the operation of Page Mode and setting this bit to a one (1), enables Page Mode. If the register bit A7 is set to a zero (0), Page Mode operation is disabled.





0 = Deep Sleep Enabled

1 = Deep Sleep Disabled (default)

Figure 33. Mode Register




Figure 34. Mode Register UpdateTimings (UB#, LB#, OE# are Don't Care)






Figure 35. Deep Sleep Mode - Entry/Exit Timings (for 64M)




Figure 36. Deep Sleep Mode - Entry/Exit Timings (for 32M and I6M)

Table 24. Mode Register Update and Deep Sleep Timings

Item	Symbol	Min	Max	Unit	Note
Chip deselect to ZZ# low	t _{CDZZ}	5		ns	
ZZ# low to WE# low	t _{ZZWE}	10	500	ns	
Write register cycle time	t _{WC}	70/85		ns	1
Chip enable to end of write	t _{CW}	70/85		ns	1
Address valid to end of write	t _{AW}	70/85		ns	1
Write recovery time	t _{WR}	0		ns	
Address setup time	t _{AS}	0		ns	
Write pulse width	t _{WR}	40		ns	
Deep Sleep Pulse Width	t _{ZZMIN}	10		μs	
Deep Sleep Recovery	t _R	200		μs	

Notes:

1. Minimum cycle time for writing register is equal to speed grade of product.

Table 25. Address Patterns for PASR (A4=I) (64M)

A2	ΑI	A0	Active Section	Address Space	Size	Density
1	1	1	Top quarter of die	300000h-3FFFFFh	1Mb x 16	16Mb
1	1	0	Top half of die	200000h-3FFFFFh	2Mb x 16	32Mb
1	0	1	Reserved			



Table 25. Address Patterns for PASR (A4=I) (64M) (Continued)

A2	AI	A0	Active Section	Address Space	Size	Density
1	0	0	No PASR	None	0	0
0	1	1	Bottom quarter of die	000000h-0FFFFFh	1Mb x 16	16Mb
0	1	0	Bottom half of die	000000h-1FFFFFh	2Mb x 16	32Mb
0	0	1	Reserved			
0	0	0	Full array	000000h-3FFFFFh	4Mb x 16	64Mb

ICC Characteristics

Table 26. Deep ICC Characteristics (for 64Mb)

Item	Symbol	Test	Array Partition	Тур	Max	Unit
			None		10	
DACD Made Standby Current		V v or OV Chin Disabled + OF°C	1/4 Array 1/2 Array		60	μΑ
PASR Mode Standby Current	I _{PASR}	$V_{IN} = V_{CC}$ or 0V, Chip Disabled, $t_A = 85^{\circ}C$			80	
			Full Array		120	

Item	Symbol	Max Temperature	Тур	Max	Unit
		15°C		50	
Tomporature Compensated Refrech Current	I _{TCR}	45°C		60	μΑ
Temperature Compensated Refresh Current		70°C		80	
		85°C		120	

Item	Symbol	Test	Тур	Max	Unit
Deep Sleep Current	I _{ZZ}	$V_{IN} = V_{CC}$ or 0V, Chip in ZZ# mode, $t_A = 25^{\circ}C$		10	μΑ

Table 27. Address Patterns for PAR (A3= 0, A4=I) (32M)

A2	ΑI	A0	Active Section	Address Space	Size	Density
0	1	1	One-quarter of die	000000h - 07FFFFh	512Kb x 16	8Mb
0	1	0	One-half of die	000000h - 0FFFFFh	1Mb x 16	16Mb
Х	0	0	Full die	000000h - 1FFFFFh	2Mb x 16	32Mb
1	1	1	One-quarter of die	180000h - 1FFFFFh	512Kb x 16	8Mb
1	1	0	One-half of die	100000h - 1FFFFFh	1Mb x 16	16Mb

Table 28. Address Patterns for RMS (A3 = I, A4 = I) (32M)

A2	ΑI	A0	Active Section	Address Space	Size	Density
0	1	1	One-quarter of die	000000h - 07FFFFh	512Kb x 16	8Mb
0	1	0	One-half of die	000000h - 0FFFFFh	1Mb x 16	16Mb



Table 28. Address Patterns for RMS (A3 = I, A4 = I) (32M) (Continued)

A 2	AI	A0	Active Section	Address Space	Size	Density
1	1	1	One-quarter of die	180000h - 1FFFFFh	512Kb x 16	8Mb
1	1	0	One-half of die	100000h - 1FFFFFh	1Mb x 16	16Mb

Table 29. Low Power ICC Characteristics (32M)

Item	Symbol	Test	Array Partition	Тур	Max	Unit
DAD Mode Standby Current		$V_{IN} = V_{CC}$ or OV ,	1/4 Array		75	μΑ
PAR Mode Standby Current	I _{PAR}	Chip Disabled, $t_A = 85^{\circ}C$	1/2 Array		90	μΑ
DMC Made Standby Current	1	$V_{IN} = V_{CC}$ or 0V,	8Mb Device		75	μΑ
RMS Mode Standby Current	IRMSSB	Chip Disabled, $t_A = 85^{\circ}C$	16Mb Device		90	μΑ
Deep Sleep Current	I _{ZZ}	$V_{IN} = V_{CC}$ or OV, Chip in \overline{ZZ} mode, t_A = 85°C			10	μΑ

Table 30. Address Patterns for PAR (A3= 0, A4=I) (I6M)

A2	ΑI	A0	Active Section	Address Space	Size	Density
0	1	1	One-quarter of die	00000h - 0FFFFh	256Kb x 16	4Mb
0	1	0	One-half of die	00000h - 7FFFFh	512Kb x 16	8Mb
Х	0	0	Full die	00000h - FFFFFh	1Mb x 16	16Mb
1	1	1	One-quarter of die	C0000h - FFFFh	256Kb x 16	4Mb
1	1	0	One-half of die	80000h - 1FFFFFh	512Kb x 16	8Mb

Table 3I. Address Patterns for RMS (A3 = I, A4 = I) (I6M)

A 2	ΑI	A0	Active Section	Address Space	Size	Density
0	1	1	One-quarter of die	00000h - 0FFFFh	256Kb x 16	4Mb
0	1	0	One-half of die	00000h - 7FFFFh	512Kb x 16	8Mb
1	1	1	One-quarter of die	C0000h - FFFFFh	256Kb x 16	4Mb
1	1	0	One-half of die	80000h - FFFFFh	512Kb x 16	8Mb

Table 32. Low Power ICC Characteristics (I6M)

Item	Symbol	Test	Array Partition	Тур	Max	Unit	
DAD Mada Standby Current		V _{IN} = V _{CC} or OV, 1/4 Array		65			
PAR Mode Standby Current	^I PAR	Chip Disabled, t _A = 85°C	1/2 Array		80	μΑ	
DMC Made Ctondley Cumpet		$V_{IN} = V_{CC}$ or OV,	4Mb Device		65		
RMS Mode Standby Current	IRMSSB	Chip Disabled, t _A = 85°C	8Mb Device		80	μA	
Deep Sleep Current	I _{ZZ}	$V_{IN} = V_{CC}$ or 0V, Chip in ZZ# mode, t_A = 85°C			10	μA	



pSRAM Type 7

16Mb (IM word x 16-bit)

32Mb (**2M** word x **16**-bit)

64Mb (4M word x 16-bit)

CMOS IM/2M/4M-Word x I6-bit Fast Cycle Random Access Memory with Low Power SRAM Interface

Features

- Asynchronous SRAM Interface
- Fast Access Time
 - tCE = tAA = 60ns max (16M)
 - tCE = tAA = 65ns max (32M/64M)
- 8 words Page Access Capability
 - tPAA = 20ns max (32M/64M)
- Low Voltage Operating Condition
 - VDD = +2.7V to +3.1V
- Wide Operating Temperature
 - TA = -30°C to +85°C
- Byte Control by LB and UB
- Various Power Down modes
 - Sleep (16M)
 - Sleep, 4M-bit Partial, or 8M-bit Partial (32M)
 - Sleep, 8M-bit Partial, or 16M-bit Partial (64M)

Pin Description

Pin Name	Description
A ₂₁ to A ₀	Address Input: A ₁₉ to A ₀ for 16M, A ₂₀ to A ₀ for 32M, A ₂₁ to A ₀ for 64M
CE1#	Chip Enable (Low Active)
CE2#	Chip Enable (High Active)
WE#	Write Enable (Low Active)
OE#	Output Enable (Low Active)
UB#	Upper Byte Control (Low Active)
LB#	Lower Byte Control (Low Active)
DQ ₁₆ -9	Upper Byte Data Input/Output
DQ ₈ - ₁	Lower Byte Data Input/Output
V _{DD}	Power Supply
V _{SS}	Ground



Functional Description

Mode	CE2#	CE1#	WE#	OE#	LB#	UB#	A ₂₁₋₀	DQ ₈₋₁	DQ ₁₆₋₉
Standby (Deselect)	Н	Н	×	Х	Х	X	Х	High-Z	High-Z
Output Disable (Note 1)			Н	Н	Х	Х	Note 3	High-Z	High-Z
Output Disable (No Read)					Н	Н	Valid	High-Z	High-Z
Read (Upper Byte)			Н	L	Н	L	Valid	High-Z	Output Valid
Read (Lower Byte)	Н	L			L	Н	Valid	Output Valid	High-Z
Read (Word)					L	L	Valid	Output Valid	Output Valid
No Write					Н	Н	Valid	Invalid	Invalid
Write (Upper Byte)					Н	L	Valid	Invalid	Input Valid
Write (Lower Byte)			L	Н	L	Н	Valid	Input Valid	Invalid
Write (Word)					L	L	Valid	Input Valid	Input Valid
Power Down	L	Х	Х	Х	Х	Х	Х	High-Z	High-Z

Legend: $L = V_{IL}$, $H = V_{IH}$, X can be either V_{IL} or V_{IH} , High-Z = High Impedance.

Notes:

- 1. Should not be kept this logic condition longer than 1 ms. Please contact local Spansion representative for the relaxation of 1ms limitation.
- 2. Power Down mode can be entered from Standby state and all DQ pins are in High-Z state. Data retention depends on the selection of the Power-Down Program, 16M has data retention in all modes except Power Down. Refer to Power Down for details
- 3. Can be either V_{IL} or V_{IH} but must be valid before Read or Write.

Power Down (for 32M, 64M Only)

Power Down

The Power Down is a low-power idle state controlled by CE2. CE2 Low drives the device in power-down mode and maintains the low-power idle state as long as CE2 is kept Low. CE2 High resumes the device from power-down mode. These devices have three power-down modes. These can be programmed by series of read/write operation. Each mode has following features.

	32M		64M					
Mode Retention Data		Retention Address	Mode Retention D		Retention Address			
Sleep (default)	efault) No N/A		Sleep (default) No		N/A			
4M Partial	4M bit	00000h to 3FFFFh	8M Partial	8M bit	00000h to 7FFFFh			
8M Partial	8M bit	00000h to 7FFFFh	16M Partial	16M bit	00000h to FFFFFh			

The default state is Sleep and it is the lowest power consumption but all data is lost once CE2 is brought to Low for Power Down. It is not required to program to Sleep mode after power-up.



Power Down Program Sequence

The program requires 6 read/write operations with a unique address. Between each read/write operation requires that device be in standby mode. The following table shows the detail sequence.

Cycle#	Operation	Address	Data
1st	Read	3FFFFFh (MSB)	Read Data (RDa)
2nd	2nd Write		RDa
3rd	3rd Write		RDa
4th	Write	3FFFFFh	Don't Care (X)
5th	5th Write		Х
6th Read		Address Key	Read Data (RDb)

The first cycle reads from the most significant address (MSB).

The second and third cycle are to write back the data (RDa) read by first cycle. If the second or third cycle is written into the different address, the program is cancelled, and the data written by the second or third cycle is valid as a normal write operation.

The fourth and fifth cycles write to MSB. The data from the fourth and fifth cycles is "don't care." If the fourth or fifth cycles are written into different address, the program is also cancelled but write data might not be written as normal write operation.

The last cycle is to read from specific address key for mode selection.

Once this program sequence is performed from a Partial mode to the other Partial mode, the written data stored in memory cell array can be lost. So, it should perform this program prior to regular read/write operation if Partial mode is used.

Address Key

The address key has following format.

Mo	ode	Address							
32M 64M		A2I	A20	Al9	AI8 - A0	Binary			
Sleep (default)	Sleep (default)	1	1	1	1	3FFFFFh			
4M Partial	N/A	1	1	0	1	37FFFFh			
8M Partial	8M Partial	1	0	1	1	2FFFFFh			
N/A	16M Partial	1	0	0	1	27FFFFh			



Absolute Maximum Ratings

ltem	Symbol	V alue	Unit
Voltage of V_{DD} Supply Relative to V_{SS}	V_{DD}	-0.5 to +3.6	V
Voltage at Any Pin Relative to V_{SS}	V _{IN} , V _{OUT}	-0.5 to +3.6	V
Short Circuit Output Current	I _{OUT}	±50	mA
Storage temperature	T _{STG}	-55 to +125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

(See Warning Below)

Parameter	Symbol	Min	Max	Unit
Supply Valtage	V_{DD}	2.7	3.1	V
Supply Voltage	V_{SS}	0	0	V
High Level Input Voltage (Note 1)	V _{IH}	V _{DD} 0.8	V _{DD} +0.2	V
High Level Input Voltage (Note 1)	V _{IL}	-0.3	V _{DD} 0.2	V
Ambient Temperature	T _A	-30	85	°C

Notes:

- 1. Maximum DC voltage on input and I/O pins is $V_{DD}+0.2V$. During voltage transitions, inputs can positive overshoot to $V_{DD}+1.0V$ for periods of up to 5 ns.
- 2. Minimum DC voltage on input or I/O pins is -0.3V. During voltage transitions, inputs can negative overshoot V_{SS} to -1.0V for periods of up to 5ns.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges can adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

Package Capacitance

Test conditions: $T_A = 25$ °C, f = 1.0 MHz

Symbol	Description	Test Setup	Тур	Max	Unit
C _{IN1}	Address Input Capacitance	$V_{IN} = OV$	_	5	pF
C _{IN2}	Control Input Capacitance	$V_{IN} = OV$	_	5	pF
C _{IO}	Data Input/Output Capacitance	$V_{IO} = OV$	_	8	pF



DC Characteristics

(Under Recommended Conditions Unless Otherwise Noted)

				16	5M	32	2M	64M		
Parameter	Symbol	Test Conditions	3	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Input Leakage Current	I _{LI}	$V_{IN} = V_{SS}$ to V_{DD}	$V_{IN} = V_{SS}$ to V_{DD}		+1.0	-1.0	+1.0	-1.0	+1.0	μА
Output Leakage Current	I _{LO}	$V_{OUT} = V_{SS}$ to V_{DD} , Output Disa	able	-1.0	+1.0	-1.0	+1.0	-1.0	+1.0	μА
Output High Voltage Level	V _{OH}	$V_{DD} = V_{DD}(min), I_{OH} = -0.5mA$	Ą	2.2	_	2.4	_	2.4	ı	V
Output Low Voltage Level	V _{OL}	I _{OL} = 1mA			0.4	l	0.4	l	0.4	V
	I _{DDPS}		SLEEP		10	-	10	_	10	μΑ
V _{DD} Power	I _{DDP4}	$V_{DD} = V_{DD} \text{ max.},$	4M Partial	N	/A	_	40	N/A		μΑ
Down Current	I _{DDP8}	$V_{IN} = V_{IH} \text{ or } V_{IL},$ $CE2 \le 0.2 \text{ V}$	8M Partial	N	/A	_	50	_	80	μΑ
	I _{DDP16}		16M Partial	N	/A	N/A		_	100	μΑ
V _{DD} Standby	I _{DDS}	$\begin{aligned} &V_{DD} = V_{DD} \text{ max.,} \\ &\underline{V_{IN}} = V_{IH} \text{ or } V_{IL} \\ &\overline{CE1} = CE2 = V_{IH} \end{aligned}$		_	1	_	1.5	_	1.5	mA
Current		$V_{DD} = V_{DD} \text{ max.},$	TA< +85°C		400				170	μА
	I _{DDS1}	$\label{eq:local_local_local_local} \begin{split} \frac{V_{IN}}{CE1} &\leq 0.2 V \text{ or } V_{IN} \geq V_{DD} - 0.2 V, \\ CE1 &= CE2 \geq V_{DD} - 0.2 V \end{split}$	TA< +40°C	_	100	_	80	_	90	μΑ
.,	I _{DDA1}	$V_{DD} = V_{DD} \text{ max.,}$	$t_{RC} / t_{WC} = min.$	_	20	_	30	_	40	mA
V _{DD} Active Current	I _{DDA2}	$\frac{V_{IN}}{CE1} = V_{IH} \text{ or } V_{IL},$ $CE1 = V_{IL} \text{ and } CE2 = V_{IH},$ $I_{OUT} = 0 \text{mA}$	$t_{RC} / t_{WC} = 1 \mu s$	_	3	_	3	_	5	mA
V _{DD} Page Read Current	I _{DDA3}	$V_{DD} = V_{DD} \text{ max.}, V_{IN} = V_{IH} \text{ or } V_{IL},$ $CE1 = V_{IL} \text{ and } CE2 = V_{IH},$ $I_{OUT} = 0mA, t_{PRC} = min.$		N	/A	_	10	_	10	mA

Notes:

- 1. All voltages are referenced to V_{SS} .
- 2. DC Characteristics are measured after following POWER-UP timing.
- 3. I_{OUT} depends on the output load conditions.



(Under Recommended Operating Conditions Unless Otherwise Noted)

Read Operation

B		16	5M	32	2M	64	IM.		Netes	
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes	
Read Cycle Time	t _{RC}	70	1000	65	1000	65	1000	ns	1, 2	
CE1# Access Time	t _{CE}	ı	60	_	65		65	ns	3	
OE# Access Time	t _{OE}	ı	40		40		40	ns	3	
Address Access Time	t _{AA}	ı	60	_	65		65	ns	3, 5	
LB# / UB# Access Time	t _{BA}		30	_	30	1	30	ns	3	
Page Address Access Time	t _{PAA}	N	/A		20		20	ns	3,6	
Page Read Cycle Time	t _{PRC}	N	/A	20	1000	20	1000	ns	1, 6, 7	
Output Data Hold Time	t _{OH}	5	_	5	_	5	ı	ns	3	
CE1# Low to Output Low-Z	t _{CLZ}	5	_	5	_	5	ı	ns	4	
OE# Low to Output Low-Z	t _{OLZ}	0	_	0	_	0		ns	4	
LB# / UB# Low to Output Low-Z	t _{BLZ}	0	_	0	_	0	ı	ns	4	
CE1# High to Output High-Z	t _{CHZ}	ı	20	_	20		20	ns	3	
OE# High to Output High-Z	t _{OHZ}		20	_	14	1	14	ns	3	
LB# / UB# High to Output High-Z	t _{BHZ}		20	_	20		20	ns	3	
Address Setup Time to CE1# Low	t _{ASC}	-6	_	-6	_	-6	ı	ns		
Address Setup Time to OE# Low	t _{ASO}	10	_	10	_	10	ı	ns		
Address Invalid Time	t _{AX}	_	10	_	10	_	10	ns	5, 8	
Address Hold Time from CE1# High	t _{CHAH}	-6	_	-6	_	-6	_	ns	9	
Address Hold Time from OE# High	t _{OHAH}	-6	_	-6	_	-6		ns		
WE# High to OE# Low Time for Read	t _{WHOL}	10	1000	12	_	25		ns	10	
CE1# High Pulse Width	t _{CP}	10	_	12	_	12	_	ns		

Notes:

- 1. Maximum value is applicable if CE#1 is kept at Low without change of address input of A3 to A21. If needed by system operation, please contact local Spansion representative for the relaxation of 1µs limitation.
- 2. Address should not be changed within minimum t_{RC} .
- 3. The output load 50 pF with 50 ohm termination to V_{DD} x 0.5 (16M), The output load 50 pF (32M and 64M).
- 4. The output load 5pF.
- 5. Applicable to A3 to A21 (32M and 64M) when CE1# is kept at Low.
- 6. Applicable only to A0, A1 and A2 (32M and 64M) when CE1# is kept at Low for the page address access.
- 7. In case Page Read Cycle is continued with keeping CE1# stays Low, CE1# must be brought to High within 4 μs. In other words, Page Read Cycle must be closed within 4 μs.
- 8. Applicable when at least two of address inputs among applicable are switched from previous state.
- 9. $t_{RC}(min)$ and $t_{PRC}(min)$ must be satisfied.
- 10. If actual value of t_{WHOL} is shorter than specified minimum values, the actual t_{AA} of following Read can become longer by the amount of subtracting the actual value from the specified minimum value.



Write Operation

		16	SM .	32	2M	64	IM		
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
Write Cycle Time	t _{WC}	70	1000	65	1000	65	1000	ns	1,2
Address Setup Time	t _{AS}	0	_	0	_	0	_	ns	3
CE1# Write Pulse Width	t _{CW}	45	_	40	_	40	_	ns	3
WE# Write Pulse Width	t _{WP}	45	_	40	_	40	_	ns	3
LB#/UB# Write Pulse Width	t _{BW}	45	_	40	_	40	_	ns	3
LB#/UB# Byte Mask Setup Time	t _{BS}	-5	_	-5	_	-5	_	ns	4
LB#/UB# Byte Mask Hold Time	t _{BH}	-5	_	-5	_	-5	_	ns	5
Write Recovery Time	t _{WR}	0	_	0	_	0	_	ns	6
CE1# High Pulse Width	t _{CP}	10	_	12	_	12	_	ns	
WE# High Pulse Width	t _{WHP}	7.5	1000	7.5	1000	7.5	1000	ns	7
LB#/UB# High Pulse Width	t _{BHP}	10	1000	12	1000	12	1000	ns	
Data Setup Time	t _{DS}	15	_	12	_	12	_	ns	
Data Hold Time	t _{DH}	0	_	0	_	0	_	ns	
OE# High to CE1# Low Setup Time for Write	t _{OHCL}	-5	_	-5	_	-5	_	ns	8
OE# High to Address Setup Time for Write	t _{OES}	0	_	0	_	0	_	ns	9
LB# and UB# Write Pulse Overlap	t _{BWO}	30	_	30	_	30	_	ns	

Notes:

- 1. Maximum value is applicable if CE1# is kept at Low without any address change. If the relaxation is needed by system operation, please contact local Spansion representative for the relaxation of 1µs limitation.
- 2. Minimum value must be equal or greater than the sum of write pulse (t_{CW}, t_{WP}) or t_{BW} and write recovery time (t_{WR}) .
- 3. Write pulse is defined from High to Low transition of CE1#, WE#, or LB#/UB#, whichever occurs last.
- 4. Applicable for byte mask only. Byte mask setup time is defined to the High to Low transition of CE1# or WE# whichever occurs last.
- 5. Applicable for byte mask only. Byte mask hold time is defined from the Low to High transition of CE1# or WE# whichever occurs first.
- 6. Write recovery is defined from Low to High transition of CE1#, WE#, or LB#/UB#, whichever occurs first.
- 7. t_{WPH} minimum is absolute minimum value for device to detect High level. And it is defined at minimum V_{IH} level.
- 8. If OE# is Low after minimum t_{OHCL} , read cycle is initiated. In other words, OE# must be brought to High within 5ns after CE1# is brought to Low. Once read cycle is initiated, new write pulse should be input after minimum t_{RC} is met.
- 9. If OE# is Low after new address input, read cycle is initiated. In other word, OE# must be brought to High at the same time or before new address valid. Once read cycle is initiated, new write pulse should be input after minimum t_{RC} is met and data bus is in High-Z.

108 S7IGL064A based MCPs S7IGL064A 00 A2 February 8, 2005



Power Down Parameters

		16	I6M		.M	64	64M		
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
CE2 Low Setup Time for Power Down Entry	t _{CSP}	10	_	10	_	10	_	ns	
CE2 Low Hold Time after Power Down Entry	t _{C2LP}	80	_	65	_	65	_	ns	
CE1# High Hold Time following CE2 High after Power Down Exit [SLEEP mode only]		300	_	300	_	300	_	μS	1
CE1# High Hold Time following CE2 High after Power Down Exit [not in SLEEP mode]	t _{CHHP}	N/A		1	_	1	_	μS	2
CE1# High Setup Time following CE2 High after Power Down Exit	t _{CHS}	0	_	0	_	0	_	ns	1

Notes:

- 1. Applicable also to power-up.
- 2. Applicable when 4Mb and 8Mb Partial modes are programmed.

Other Timing Parameters

		16	М	32	M	64	M		
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Note
CE1# High to OE# Invalid Time for Standby Entry	t _{CHOX}	10	_	10	_	10	_	ns	
CE1# High to WE# Invalid Time for Standby Entry	t _{CHWX}	10	_	10	_	10	_	ns	1
CE2 Low Hold Time after Power-up	t _{C2LH}	50	_	50	ı	50		μS	
CE1# High Hold Time following CE2 High after Power-up	t _{CHH}	300	_	300	_	300	_	μS	
Input Transition Time	t _T	1	25	1	25	1	25	ns	2

Notes:

- 1. Some data might be written into any address location if $t_{CHWX}(min)$ is not satisfied.
- 2. The Input Transition Time (t_T) at AC testing is 5ns as shown in below. If actual tT is longer than 5ns, it can violate the AC specification of some of the timing parameters.



AC Test Conditions

Symbol	Description	Test Setup	Value	Unit	Note
V _{IH}	Input High Level		V _{DD} * 0.8	V	
V _{IL}	Input Low Level		V _{DD} * 0.2	V	
V_{REF}	Input Timing Measurement Level		V _{DD} * 0.5	V	
t _T	Input Transition Time	Between V _{IL} and V _{IH}	5	ns	

AC Measurement Output Load Circuits




Figure 37. AC Output Load Circuit - 16 Mb





Figure 38. AC Output Load Circuit - 32 Mb and 64 Mb

S71GL064A based MCPs S71GL064A_00_A2 February 8, 2005




Timing Diagrams

Read Timings



Note: This timing diagram assumes CE2=H and WE#=H.


Figure 39. Read Timing #I (Basic Timing)



Note: This timing diagram assumes CE2=H and WE#=H.


Figure 40. Read Timing #2 (OE# Address Access





Note: This timing diagram assumes CE2=H and WE#=H.


Figure 41. Read Timing #3 (LB#/UB# Byte Access)



Note: This timing diagram assumes CE2=H and WE#=H.

Figure 42. Read Timing #4 (Page Address Access after CEI# Control Access for 32M and 64M Only)






Notes:

- 1. This timing diagram assumes CE2=H and WE#=H.
- 2. Either or both LB# and UB# must be Low when both CE1# and OE# are Low.

Figure 43. Read Timing #5 (Random and Page Address Access for 32M and 64M Only)


Write Timings



Note: This timing diagram assumes CE2=H.


Figure 44. Write Timing #I (Basic Timing)





Note: This timing diagram assumes CE2=H.

Figure 45. Write Timing #2 (WE# Control)




Note: This timing diagram assumes CE2=H and OE#=H.

Figure 46. Write Timing #3-I(WE#/LB#/UB# Byte Write Control)


S71GL064A based MCPs S71GL064A_00_A2 February 8, 2005





Note: This timing diagram assumes CE2=H and OE#=H.

Figure 47. Write Timing #3-3 (WE#/LB#/UB# Byte Write Control)




Note: This timing diagram assumes CE2=H and OE#=H.

Figure 48. Write Timing #3-4 (WE#/LB#/UB# Byte Write Control)




Read/Write Timings



Notes:

- 1. This timing diagram assumes CE2=H.
- 2. Write address is valid from either CE1# or WE# of last falling edge.

Figure 49. Read/Write Timing #I-I (CEI# Control)




Notes:

- 1. This timing diagram assumes CE2=H.
- 2. OE# can be fixed Low during write operation if it is CE1# controlled write at Read-Write-Read sequence.

Figure 50. Read / Write Timing #I-2 (CEI#/WE#/OE# Control)





Notes:

- 1. This timing diagram assumes CE2=H.
- 2. CE1# can be tied to Low for WE# and OE# controlled operation.

twc **t**RC **ADDRESS** WRITE ADDRESS **READ ADDRESS t**AA tohah **t**ohah CE1# Low WE# toes **t**_{BW} **t**BA **UB#**, LB# OE# **t**whol **t**BLZ tos tон DQ **READ DATA OUTPUT READ DATA OUTPUT** WRITE DATA INPUT


Figure 51. Read / Write Timing #2 (OE#, WE# Control)

Notes:

- 1. This timing diagram assumes CE2=H.
- 2. CE1# can be tied to Low for WE# and OE# controlled operation.


Figure 52. Read / Write Timing #3 (OE#, WE#, LB#, UB# Control)






Note: The t_{C2LH} specifies after V_{DD} reaches specified minimum level.

Figure 53. Power-up Timing #I



Note: The t_{CHH} specifies after V_{DD} reaches specified minimum level and applicable to both CE1# and CE2.


Figure 54. Power-up Timing #2



Note: This Power Down mode can be also used as a reset timing if POWER-UP timing above could not be satisfied and Power-Down program was not performed prior to this reset.

Figure 55. Power Down Entry and Exit Timing





Note: Both t_{CHOX} and t_{CHWX} define the earliest entry timing for Standby mode. If either of timing is not satisfied, it takes t_{RC} (min) period for Standby mode from CE1# Low to High transition.

ADDRESS MSB* MSB* MSB* MSB* MSB* Key' CE1# OE# WE# LB#, UB# **RDb** DQ*3 RDa **RDa** Χ Χ Cycle #2 Cycle #3 Cycle #5 Cycle #4 Cycle #6

Figure 56. Standby Entry Timing after Read or Write

Notes:

- 1. The all address inputs must be High from Cycle #1 to #5.
- 2. The address key must confirm the format specified in page 104. If not, the operation and data are not guaranteed.
- 3. After t_{CP} following Cycle #6, the Power Down Program is completed and returned to the normal operation.

Figure 57. Power Down Program Timing (for 32M/64M Only)



Type I SRAM

4/8 Megabit CMOS SRAM

Common Features

Process Technology: Full CMOSPower Supply Voltage: 2.7~3.3V

■ Three state outputs

Version	Density	Organization (I _{SBI} , Max.)	Standby (I _{CC2} , Max.)	Operating	Mode
F	4Mb	x8 or x16 (note 1)	10 μΑ	22 mA	Dual CS, UB# / LB# (tCS)
G	4Mb	x8 or x16 (note 1)	10 μΑ	22 mA	Dual CS, UB# / LB# (tCS)
С	8Mb	x8 or x16 (note 1)	15 µA	22 mA	Dual CS, UB# / LB# (tCS)
D	8Mb	X16	TBD	TBD	Dual CS, UB# / LB# (tCS)

Notes:

Pin Description

Pin Name	Description	I/O
CS1#, CS2	Chip Selects	I
OE#	Output Enable	Ī
WE#	Write Enable	1
BYTE#	Word (V _{CC})/Byte (V _{SS}) Select	1
A0~A17 (4M) A0~A18 (8M)	Address Inputs	I
SA	Address Input for Byte Mode	1
I/O0~I/O15	Data Inputs/Outputs	I/O
V _{CC}	Power Supply	-
V _{SS}	Ground	=
DNU	Do Not Use	=
NC	No Connection	-

S71GL064A based MCPs S71GL064A_00_A2 February 8, 2005

^{1.} UB#, LB# swapping is available only at x16. x8 or x16 select by BYTE# pin.



Functional Description

4M Version F, 4M version G, 8M version C

CSI#	CS2	OE#	WE#	BYTE#	SA	LB#	UB#	IO _{0~7}	IO _{8~I5}	Mode	Power
Н	Х	Χ	Χ	Χ	Χ	Χ	Х	High-Z	High-Z	Deselected	Standby
Х	L	Χ	Х	Х	Χ	Х	Х	High-Z	High-Z	Deselected	Standby
Х	Х	Χ	Х	Х	Χ	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	V_{CC}	Χ	L	Х	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	V_{CC}	Χ	Х	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	V_{CC}	Χ	L	Н	D _{out}	High-Z	Lower Byte Read	Active
L	Н	L	Н	V_{CC}	Χ	Н	L	High-Z	D _{out}	Upper Byte Read	Active
L	Н	L	Н	V_{CC}	Χ	L	L	D _{out}	D _{out}	Word Read	Active
L	Н	Χ	L	V_{CC}	Χ	L	Н	D _{in}	High-Z	Lower Byte Write	Active
L	Н	Χ	L	V_{CC}	Χ	Н	L	High-Z	D _{in}	Upper Byte Write	Active
L	Н	Χ	L	V_{CC}	Χ	L	L	D _{in}	D _{in}	Word Write	Active

Note: X means don't care (must be low or high state).

Byte Mode

CSI#	CS2	OE#	WE#	BYTE#	SA	LB#	UB#	IO _{0~7}	IO _{8∼I5}	Mode	Power
Н	Χ	Х	Χ	Х	Х	Х	Х	High-Z	High-Z	Deselected	Standby
Х	L	Χ	Χ	Χ	Χ	Χ	Х	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	Χ	Χ	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	L	L	V_{CC}	Χ	L	Х	High-Z	High-Z	Output Disabled	Active
L	Н	Χ	L	V_{CC}	Χ	Х	L	High-Z	High-Z	Output Disabled	Active



Functional Description

8M Version D

CSI#	CS2	OE#	WE#	LB#	UB#	IO _{0~8}	IO _{9~16}	Mode	Power
Н	Х	Х	Χ	Х	Х	High-Z	High-Z	Deselected	Standby
Х	L	Х	Х	Х	Х	High-Z	High-Z	Deselected	Standby
Х	Х	Х	Х	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	Х	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	Х	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	D _{out}	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	D _{out}	Upper Byte Read	Active
L	Н	L	Н	L	L	D _{out}	D _{out}	Word Read	Active
L	Н	Х	L	L	Н	D _{in}	High-Z	Lower Byte Write	Active
L	Н	Х	L	Н	L	High-Z	D _{in}	Upper Byte Write	Active
L	Н	Х	L	L	L	D _{in}	D _{in}	Word Write	Active

Note: X means don't care (must be low or high state).

Absolute Maximum Ratings

4M Version F

Item	Symbol	Ratings	Unit
Voltage on any pin relative to V_{SS}	V_{IN}, V_{OUT}	-0.2 to V _{CC} +0.3V	V
Voltage on V_{CC} supply relative to V_{SS}	V _{CC}	-0.2 to 4.0V	V
Power Dissipation	P_{D}	1.0	W
Operating Temperature	T _A	-40 to 85	°C

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

4M Version G, 8M Version D

Item	Symbol	Ratings	Unit
Voltage on any pin relative to V_{SS}	V_{IN}, V_{OUT}	-0.2 to V _{CC} +0.3V (Max. 3.6V)	V
Voltage on V_{CC} supply relative to V_{SS}	V _{CC}	-0.2 to 3.6V	V
Power Dissipation	P_{D}	1.0	W
Operating Temperature	T _A	-40 to 85	°C

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

S71GL064A based MCPs S71GL064A 00 A2 February 8, 2005



Recommended DC Operating Conditions (Note I)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	2.7	3.0	3.3	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.2	-	V _{CC} +0.2 (Note 2)	V
Input low voltage	V _{IL}	-0.2 (Note 3)	-	0.6	V

Notes:

- 1. $T_A = -40$ to $85^{\circ}C$, unless otherwise specified.
- 2. Overshoot: Vcc+1.0V in case of pulse width ≤20ns.
- 3. Undershoot: -1.0V in case of pulse width ≤20ns.
- 4. Overshoot and undershoot are sampled, not 100% tested.

Capacitance

(f=1MHz, $T_A=25$ °C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Output capacitance	C _{IO}	V _{IO} =0V	-	10	pF

Note: Capacitance is sampled, not 100% tested

DC Operating Characteristics

Common

Item	Symbol	Test Conditions	Min	Typ (Note)	Max	Unit
Input leakage current	I _{LI}	$V_{IN}=V_{SS}$ to V_{CC}	-1	-	1	μΑ
Output leakage current	I _{LO}	$CS1\#=V_{IH}$ or $CS2=V_{IL}$ or $OE\#=V_{IH}$ or $WE\#=V_{IL}$ or $LB\#=UB\#=V_{IH}$, $V_{IO}=V_{SS}$ to V_{CC}	-1	-	1	μΑ
Output low voltage	V _{OL}	I _{OL} = 2.1mA	-	-	0.4	V
Output high voltage	V _{OH}	$I_{OH} = -1.0$ mA	2.4	-	-	V



4M Version F

ltem	Symbol	Test Conditions	Min	Typ (Note)	Max	Unit
Average operating current	I _{CC1}	Cycle time=1 μ s, 100% duty, I $_{IO}$ =0mA, CS1# \leq 0.2V, CS2 \geq V $_{CC}$ -0.2V, BYTE#=V $_{SS}$ or V $_{CC}$, V $_{IN}$ \leq 0.2V or V $_{IN}$ \geq VCC-0.2V, LB# \leq 0.2V or/and UB# \leq 0.2V	-	-	3	mA
	I _{CC2}	Cycle time=Min, I_{IO} =0mA, 100% duty, CS1# = V_{IL} , CS2= V_{IH} , BYTE# = V_{SS} or V_{CC} , V_{IN} = V_{IL} or V_{IH} , LB# \leq 0.2V or/and UB# \leq 0.2V	1	-	22	mA
Standby Current (CMOS)	I _{SB1} (Note)	$\begin{split} &CS1\# \geq V_{CC}\text{-}0.2V\text{, }CS2 \geq V_{CC}\text{-}0.2V\text{ (CS1}\#\text{ controlled)}\\ &\text{or }CS2 \leq 0.2V\text{ (CS2 controlled), }BYTE\# = V_{SS}\text{ or }V_{CC},\\ &Other\text{ input }=0{\sim}V_{CC} \end{split}$	-	1.0 (Note)	10	μΑ

Note: Typical values are not 100% tested.

4M Version G

ltem	Symbol	Test Conditions	Min	Typ (Note)	Max	Unit
Average operating current	I _{CC1}	Cycle time=1 μ s, 100% duty, I $_{IO}$ =0mA, CS1# \leq 0.2V, CS2 \geq V $_{CC}$ -0.2V, BYTE#=V $_{SS}$ or V $_{CC}$, V $_{IN}$ \leq 0.2V or V $_{IN}$ \geq VCC-0.2V, LB# \leq 0.2V or/and UB# \leq 0.2V	ı	-	4	mA
	I _{CC2}	Cycle time=Min, I_{IO} =0mA, 100% duty, CS1# = V_{IL} , CS2= V_{IH} , BYTE# = V_{SS} or V_{CC} , V_{IN} = V_{IL} or V_{IH} , LB# \leq 0.2V or/and UB# \leq 0.2V	1	-	22	mA
Standby Current (CMOS)	I _{SB1} (Note)	$\begin{split} &CS1\# \geq V_{CC}\text{-}0.2V\text{, }CS2 \geq V_{CC}\text{-}0.2V\text{ (CS1\# controlled)}\\ &\text{or }CS2 \leq 0.2V\text{ (CS2 controlled), }BYTE\# = V_{SS}\text{ or }V_{CC},\\ &Other \text{ input }=0 \sim V_{CC} \end{split}$	-	3.0 (Note)	10	μΑ

Note: Typical values are not 100% tested.

S7IGL064A based MCPs S7IGL064A_00_A2 February 8, 2005



8M Version C

Item	Symbol	Test Conditions	Min	Typ (Note)	Max	Unit
Average operating current	I _{CC1}	Cycle time=1 μ s, 100% duty, I_{IO} =0mA, CS1# \leq 0.2V, CS2 \geq V _{CC} -0.2V, BYTE#=V _{SS} or V _{CC} , V _{IN} \leq 0.2V or V _{IN} \geq VCC-0.2V, LB# \leq 0.2V or/and UB# \leq 0.2V	-	-	3	mA
	I _{CC2}	Cycle time=Min, I_{IO} =0mA, 100% duty, CS1# = V_{IL} , CS2= V_{IH} , BYTE# = V_{SS} or V_{CC} , V_{IN} = V_{IL} or V_{IH} , LB# \leq 0.2V or/and UB# \leq 0.2V	1	1	22	mA
Standby Current (CMOS)	I _{SB1} (Note)	$\begin{split} &CS1\# \geq V_{CC}\text{-}0.2V,\ CS2 \geq V_{CC}\text{-}0.2V\ (CS1\#\ controlled)}\\ &\text{or}\ CS2 \leq 0.2V\ (CS2\ controlled),\ BYTE\# = V_{SS}\ or\ V_{CC},\\ &Other\ input = 0 \sim V_{CC} \end{split}$	-	-	15	μΑ

Note: Typical values are not 100% tested.

8M Version D

ltem	Symbol	Test Conditions	Min	Typ (Note)	Max	Unit
Average operating current	I _{CC1}	Cycle time=1 μ s, 100% duty, I $_{IO}$ =0mA, CS1# \leq 0.2V, CS2 \geq V $_{CC}$ -0.2V, BYTE#=V $_{SS}$ or V $_{CC}$, V $_{IN}$ \leq 0.2V or V $_{IN}$ \geq VCC-0.2V, LB# \leq 0.2V or/and UB# \leq 0.2V	1	-	TBD	mA
	I _{CC2}	Cycle time=Min, I_{IO} =0mA, 100% duty, CS1# = V_{IL} , CS2= V_{IH} , BYTE# = V_{SS} or V_{CC} , V_{IN} = V_{IL} or V_{IH} , LB# \leq 0.2V or/and UB# \leq 0.2V	1	-	TBD	mA
Standby Current (CMOS)	I _{SB1} (Note)	$\begin{split} &CS1\# \geq V_{CC}0.2\text{V, CS2} \geq V_{CC}0.2\text{V (CS1}\#\text{ controlled)}\\ &\text{or CS2} \leq 0.2\text{V (CS2 controlled), BYTE}\# = V_{SS}\text{ or }V_{CC},\\ &Other\ input\ =\ 0 \sim V_{CC} \end{split}$	1	-	TBD	μΑ

Note: Typical values are not 100% tested.



AC Operating Conditions

Test Conditions

Test Load and Test Input/Output Reference

Input pulse level: 0.4 to 2.2VInput rising and falling time: 5ns

■ Input and output reference voltage: 1.5V

■ Output load (See Figure 58): CL= 30pF+1TTL




Figure 58. AC Output Load

Notes:

- 1. Including scope and jig capacitance.
- 2. $R1 = 3070\Omega$, $R2 = 3150\Omega$.
- 3. $V_{TM} = 2.8V$.

AC Characteristics

Table 33. Read/Write Characteristics (V_{CC}=2.7-3.3V)

			Speed	d Bins	
			70	ns	
	Parameter List	Symbol	Min	Max	Units
	Read cycle time	t _{RC}	70	-	ns
	Address access time	t _{AA}	-	70	ns
	Chip select to output	t _{CO1} , t _{CO2}	-	70	ns
	Output enable to valid output	t _{OE}	-	35	ns
	LB#, UB# Access Time	t _{BA}	-	70	ns
Read	Chip select to low-Z output	t _{LZ1} , t _{LZ2}	10	-	ns
Re	LB#, UB# enable to low-Z output	t _{BLZ}	10	-	ns
	Output enable to low-Z output	t _{OLZ}	5	-	ns
	Chip disable to high-Z output	t _{HZ1} , t _{HZ2}	0	25	ns
	UB#, LB# disable to high-Z output	t _{BHZ}	0	25	ns
	Output disable to high-Z output	t _{OHZ}	0	25	ns
	Output hold from address change	t _{OH}	10	-	ns



Table 33. Read/Write Characteristics (V_{CC}=2.7-3.3V) (Continued)

			Speed	d Bins	
			70	ns	
	Parameter List	Symbol	Min	Max	Units
	Write cycle time	t _{WC}	70	-	ns
	Chip select to end of write	t _{CW}	60	-	ns
	Address set-up time	t _{AS}	0	-	ns
	Address valid to end of write	t _{AW}	60	-	ns
	LB#, UB# valid to end of write	t _{BW}	60	-	ns
Write	Write pulse width	t _{WP}	50	-	ns
	Write recovery time	t _{WR}	0	-	ns
	Write to output high-Z	t _{WHZ}	0	20	ns
	Data to write time overlap	t _{DW}	30	-	ns
	Data hold from write time	t _{DH}	0	-	ns
	End write to output low-Z	t _{OW}	5	-	ns

Data Retention Characteristics

4M Version F

Item	Symbol	Test Condition		Тур	Max	Unit
V _{CC} for data retention	V_{DR}	CS1# \geq V _{CC} -0.2V (Note 1), V _{IN} \geq 0V. BYTE# = V _{SS} or V _{CC}	1.5	-	3.3	V
Data retention current	I _{DR}	$V_{CC} = 3.0V$, $CS1\# \ge V_{CC} - 0.2V$ (Note 1), $V_{IN} \ge 0V$	-	1.0 (Note 2)	10	μА
Data retention set-up time	t _{SDR}	Consider retartion way of own		-	-	nc
Recovery time	t _{RDR}	See data retention waveform	t_{RC}	-	ı	ns

Notes:

- 1. CS1 controlled: CS1# \geq V_{CC}-0.2V. CS2 controlled: CS2 \leq 0.2V.
- 2. Typical values are not 100% tested.



4M Version G

Item	Symbol	Test Condition	Min	Тур	Max	Unit
V _{CC} for data retention	V_{DR}	CS1# \geq V _{CC} -0.2V (Note 1), V _{IN} \geq 0V. BYTE# = V _{SS} or V _{CC}	1.5	-	3.3	V
Data retention current	I_{DR}	V_{CC} =1.5V, CS1# \geq V_{CC} -0.2V (Note 1), $V_{IN} \geq$ 0V	-	-	3	μА
Data retention set-up time	t _{SDR}			-	-	no
Recovery time	t _{RDR}	See data retention waveform	t _{RC}	-	-	ns

Notes:

1. CS1 controlled: CS1# \geq V_{CC}-0.2V. CS2 controlled: CS2 \leq 0.2V.

8M Version C

ltem	Symbol	Test Condition	Min	Тур	Max	Unit
V _{CC} for data retention	V_{DR}	CS1# \geq V _{CC} -0.2V (Note 1). BYTE# = V _{SS} or V _{CC}	1.5	-	3.3	V
Data retention current	I_{DR}	$V_{CC}=3.0V, CS1\# \ge V_{CC}-0.2V \text{ (Note 1)}$	-	-	15	μА
Data retention set-up time	t _{SDR}	See data retention waveform	0	-	-	nc
Recovery time	t _{RDR}	See data retention waveronn	t _{RC}	-	-	ns

Notes:

1. CS1 controlled: CS1# \geq V_{CC}-0.2V. CS2 controlled: CS2 \leq 0.2V.

8M Version D

Item	Symbol	Test Condition	Min	Тур	Max	Unit
V _{CC} for data retention	V_{DR}	CS1# \geq V _{CC} -0.2V (Note 1), BYTE# = V _{SS} or V _{CC}	1.5	-	3.3	V
Data retention current	I _{DR}	$V_{CC}=3.0V, CS1\# \ge V_{CC}-0.2V \text{ (Note 1)}$	-	-	TBD	μА
Data retention set-up time	t _{SDR}	See data retention waveform	0	-	-	- ns
Recovery time	t _{RDR}		t _{RC}	-	-	

Notes:

1. CS1 controlled: CS1# \geq V_{CC}-0.2V. CS2 controlled: CS2 \leq 0.2V.

Timing Diagrams





Figure 59. Timing Waveform of Read Cycle(I) (Address Controlled, CS#I=OE#=V_{IL}, CS2=WE#=V_{IH}, UB# and/or LB#=V_{IL})

S7IGL064A based MCPs S7IGL064A_00_A2 February 8, 2005





Notes:

- 1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, $t_{HZ}(Max.)$ is less than $t_{LZ}(Min.)$ both for a given device and from device to device interconnection.

Figure 60. Timing Waveform of Read Cycle(2) (WE#=VIH, if BYTE# is Low, Ignore UB#/LB# Timing)




Figure 61. Timing Waveform of Write Cycle(I) (WE# controlled, if BYTE# is Low, Ignore UB#/LB# Timing)







Figure 62. Timing Waveform of Write Cycle(2) (CS# controlled, if BYTE# is Low, Ignore UB#/LB# Timing)



Notes:


- 1. A write occurs during the overlap (t_{WP}) of low CS1# and low WE#. A write begins when CS1# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS1# goes high and WE# goes high. The t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from the CS1# going low to the end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as CS1# or WE# going high.

Figure 63. Timing Waveform of Write Cycle(3) (UB#, LB# controlled)

S71GL064A based MCPs S71GL064A 00 A2 February 8, 2005



CS1# Controlled






Figure 64. Data Retention Waveform



Revision Summary

Revision A (October 28, 2004)

Initial release.

Revision AI (December 7, 2004)

Global

Access speed updated.

MCP Block Diagram

Control signals updated.

Pin Description

Descriptions updated.

Ordering Information

Package Modifiers and pSRAM densities updated.

Valid Combinations table

Speed options updated.

Revision A2 (February 8, 2005)

pSRAM Type 7

Entire section updated.

Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (I) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion LLC product under development by Spansion LLC. Spansion LLC reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion LLC assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright ©2004-2005 Spansion LLC. All rights reserved. Spansion, the Spansion logo, and MirrorBit are trademarks of Spansion LLC. Other company and product names used in this publication are for identification purposes only and may be trademarks of their respective companies.