




OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS

DESCRIPTION

The T54LS373/T74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asyncronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the set-up times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus outputs is in the high impedance state.



- EIGHT LATCHES IN A SINGLE PACKAGE
- 3-STATE OUTPUTS FOR BUS INTERFACING
- HYSTERESIS ON LATCH ENABLE
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN CONNECTION (top view) DUAL IN LINE ĪŌĒ V_{CC} 20 00 3 D_o D₆ D, 06 ٥, 8 D₄ 13 9 0, **CHIP CARRIER** ಕರ≌ > ್ರ 3 2 1 20 19 **ا** ۵ ы **5** O₁ 02 D_2 D_3 ගිමි ප ර් ් NC = No Internal Connection

PIN NAMES

out
put



LOGIC SYMBOL AND LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to 7	V.
VI	Input Voltage, Applied to Input	-0.5 to 15	٧
v _o	Output Voltage, Applied to Output	-0.5 to 10	٧
I _I	Input Current, Into Inputs	-30 to 5	mA
lo	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGES

Part Numbers		Supply Voltage					
Part Numbers	Min	Тур	Max	Temperature			
T54LS373D2	4.5 V	5.0 V	5.5 V	-55°C to +125°C			
T74L\$373XX	4.75 V	5.0 V	5.25 V	0°C to +70°C			

XX = package type.



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Comple ed	mak al		Limits			Test Conditions		1
Symbol	Parameter		Min.	Тур.	Max.	(Note 1)		Units
V _{IH}	Input HIGH Voltage	,	2.0			Guaranteed input HIGH Voltage for all Inputs		٧
V _{IL}	Input LOW Voltage	54			0.7	Guaranteed input LOW Voltage for all Inputs		V
		74			0.8			\ \ \
V _{CD}	Input Clamp Diode Vo	Itage		-0.65	- 1.5	$V_{CC} = MIN, I_{IN}$	= - 18mA	V
VOH	Output HIGH Voltage	54	2.4	3.4		I _{OH} = -1.0mA	$V_{CC} = MIN, V_{IN} = V_{IH}$ or	
		74	2.4	3.1		I _{OH} = -2.6mA	V _{IL} per truth table	V
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	I _{OL} = 12mA	V _{CC} = MIN, V _{IN} = V _{IH} or	Ι
		74		0.35	0.5	I _{OL} = 24mA	V _{IL} per truth table	\ \ \
lozh	Output Off Current HIG	ЭH			20	$V_{CC} = MAX, V_{OUT} = 2.7V, V_{E} = 2.0V$		μΑ
lozL	Output Off Current LO	W			- 20	$V_{CC} = MAX, V_{OUT} = 0.4V, V_{E} = 2.0V$		μΑ
I _{IH}	Input HIGH Current				20	$V_{CC} = MAX$, $V_{IN} = 2.7V$		μΑ
	Input HIGH Current at Input Voltage	MAX			0.1	$V_{CC} = MAX, V_{IN} = 7.0V$		mA
lL.	Input LOW Current				-0.4	V _{CC} = MAX, V _{IN} = 0.4V		mA
los	Output Short Circuit C (Note 2)	urrent	- 30		- 130	V _{CC} = MAX, V _{OUT} = 0V		mA
lcc	Power Supply Current Outputs Off			24	40	V _{CC} = MAX, V	_{IN} = 0V, V _E = 4.5V	mA

AC CHARACTERISTICS: $(T_A = 25$ °C)

Symbol	Doromotor		Limits		Test Conditions		Maida
	Parameter	Min.	Тур.	Max.	i est t	Conditions	Units
t _{PLH}	Propagation Delay, Data to Output		12 12	18 18	Fig. 1		ns
t _{PLH}	Propagation Delay, Clock or LE to Output		20 18	30 30	Fig. 1	$V_{CC} = 5.0V$ $C_L = 45pF$ $R_L = 667\Omega$	ns
t _{PZH}	Output Enable Time to HIGH Level		15	28	Figs. 3,4		ns
t _{PZL}	Output Enable Time to LOW Level		25	36	Figs. 2,4		ns
t _{PLZ}	Output Disable Time from LOW Level		15	25	Figs. 2,4	V _{CC} = 5.0V C _L = 5pF	ns
t _{PHZ}	Output Disable Time from HIGH Level		12	20	Figs. 3,4	$R_L = 667\Omega$	ns

Notes:

- 1) Conditions for testing, not shown in the Table, are chosen to guarantee operation under "wrost case" conditions.
- 2) Not more than one output should be shorted at a time.
- 3) Typical values are at $V_{CC} = 5.0V$, $T_A = 25$ °C



AC SET-UP REQUIREMENTS: T_A = 25°C


	0	D	Limits			T	I for the
Symbol	Parameter	Min.	Тур.	Max.	Test Conditions		Units
t _s D	Set-up Time Data to Negative Going LE	5			Fig. 1		ns
t _h D	Hold Time Data to Negative Going LE	20				V _{CC} = 5.0V	ns
t _W LE	Minimum LE Pulse Width HIGH to LOW	15					ns

DEFINITION OF TERMS:

SET-UP TIME (t_s) - is defined as the minimum time required for the correct logic level to be present at the logic input to LE transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) - is defined as the minimum time following LE transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition.


AC WAVEFORMS





AC LOAD CIRCUIT

Fig. 4



SWITCHING POSITIONS

Symbol	SW1	SW2
t _{PZH}	Open	Closed
		-
tPZL	Closed	Open
t _{PLZ}	Closed	Closed
t_{PHZ}	Closed	Closed