

## DUAL ULTRAFAST VOLTAGE COMPARATOR

### FEATURES

- Propagation Delay <2.3 ns
- Propagation Delay Skew <300 ps
- Low Power: 185 mW
- Low Offset  $\pm 3$  mV
- Low Feedthrough and Crosstalk
- Differential Latch Control

### APPLICATIONS

- High-Speed Instrumentation, ATE
- High-Speed Timing
- Window Comparators
- Line Receivers
- A/D Conversion
- Threshold Detection


### GENERAL DESCRIPTION

The SPT9687 is a dual, very high-speed monolithic comparator. It is pin compatible with, and has improved performance over Analog Device's AD9687. The SPT9687 is designed for use in Automatic Test Equipment (ATE), high-speed instrumentation, and other high-speed comparator applications.

Improvements over other sources include reduced power consumption, reduced propagation delays, and higher input impedance.

The SPT9687 is available in 16-lead SOIC, 16-lead plastic DIP, 20-lead PLCC and 20-contact LCC packages over the industrial temperature range. It is also available in die form.

### BLOCK DIAGRAM





# ELECTRICAL SPECIFICATIONS

$T_A = +25\text{ }^\circ\text{C}$ ,  $V_{CC} = +5.0\text{ V}$ ,  $V_{EE} = -5.20\text{ V}$ ,  $R_L = 50\text{ Ohm}$ , unless otherwise specified.

PARAMETERS	TEST CONDITIONS	TEST LEVEL	SPT9687			UNITS
			MIN	TYP	MAX	
AC ELECTRICAL CHARACTERISTICS <sup>2</sup>						
Latch to Output Delay	50 mV OD	IV			3	ns
Latch Pulse Width		V		2		ns
Latch Hold Time		IV			0.5	ns
Rise Time	20% to 80%	V		1.2		ns
Fall Time	20% to 80%	V		1.2		ns

$1R_S =$  Source impedance.  
2100 mV input step.

## TEST LEVEL CODES

All electrical characteristics are subject to the following conditions:

All parameters having min/max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.


Unless otherwise noted, all tests are pulsed tests; therefore,  $T_J = T_C = T_A$ .

## TEST LEVEL

## TEST PROCEDURE

- I 100% production tested at the specified temperature.
- II 100% production tested at  $T_A=25\text{ }^\circ\text{C}$ , and sample tested at the specified temperatures.
- III QA sample tested only at the specified temperatures.
- IV Parameter is guaranteed (but not tested) by design and characterization data.
- V Parameter is a typical value for information purposes only.
- VI 100% production tested at  $T_A = 25\text{ }^\circ\text{C}$ . Parameter is guaranteed over specified temperature range.

Figure 1 - Timing Diagram



The set-up and hold times are a measure of the time required for an input signal to propagate through the first stage of the comparator to reach the latching circuitry. Input signals occurring before  $t_s$  will be detected and held; those occurring after  $t_H$  will not be detected. Changes between  $t_s$  and  $t_H$  may not be detected.

## SWITCHING TERMS (Refer to figure 1)

- $t_{pdH}$  INPUT TO OUTPUT HIGH DELAY - The propagation delay measured from the time the input signal crosses the reference voltage ( $\pm$  the input offset voltage) to the 50% point of an output LOW to HIGH transition.
- $t_{pdL}$  INPUT TO OUTPUT LOW DELAY - The propagation delay measured from the time the input signal crosses the reference voltage ( $\pm$  the input offset voltage) to the 50% point of an output HIGH to LOW transition.
- $t_{pLOH}$  LATCH ENABLE TO OUTPUT HIGH DELAY - The propagation delay measured from the 50% point of the Latch Enable signal LOW to HIGH transition to 50% point of an output LOW to HIGH transition.
- $V_{OD}$  VOLTAGE OVERDRIVE - The difference between the differential input and the reference voltages.
- $t_{pLOL}$  LATCH ENABLE TO OUTPUT LOW DELAY - The propagation delay measured from the 50% point of the Latch Enable signal LOW to HIGH transition to the 50% point of an output HIGH to LOW transition.
- $t_H$  MINIMUM HOLD TIME - The minimum time after the negative transition of the Latch Enable signal that the input signal must remain unchanged in order to be acquired and held at the outputs.
- $t_{pL}$  MINIMUM LATCH ENABLE PULSE WIDTH - The minimum time that the Latch Enable signal must be HIGH in order to acquire an input signal change.
- $t_s$  MINIMUM SET-UP TIME - The minimum time before the negative transition of the Latch Enable signal that an input signal change must be present in order to be acquired and held at the outputs.

## TIMING INFORMATION

The timing diagram for the comparator is shown in figure 1. The latch enable (LE) pulse is shown at the top. If LE is high and  $\overline{LE}$  low in the SPT9687, the comparator tracks the input difference voltage. When LE is driven low and  $\overline{LE}$  high, the comparator outputs are latched into their existing logic states.

The leading edge of the input signal (which consists of a 50 mV overdrive voltage) changes the comparator output after a time of  $t_{pdL}$  or  $t_{pdH}$  (Q or  $\overline{Q}$ ). The input signal must be maintained for a time  $t_s$  (set-up time) before the LE falling edge and  $\overline{LE}$  rising edge and held for time  $t_H$  after the falling edge and  $\overline{LE}$  rising edge and held for time  $t_H$  after the falling edge for the comparator to accept data. After  $t_H$ , the output ignores the input status until the latch is strobed again. A minimum latch pulse width of  $t_{pL}$  is needed for strobe operation, and the output transitions occur after a time of  $t_{pLOH}$  or  $t_{pLOL}$ .


## GENERAL INFORMATION

The SPT9687 is an ultrahigh-speed dual voltage comparator. It offers tight absolute characteristics. The device has differential analog inputs and complementary logic outputs compatible with ECL systems. The output stage is adequate for driving terminated 50 ohm transmission lines.

The SPT9687 has a complementary latch enable control for each comparator. Both should be driven by standard ECL logic levels.

The dual comparator shares the same  $V_{CC}$  and  $V_{EE}$  connections but have separate grounds for each comparator to achieve high crosstalk rejection.

Figure 2 - Internal Functional Diagram




## TYPICAL INTERFACE CIRCUIT

The typical interface circuit using the comparator is shown in figure 3. Although it needs few external components and is easy to apply, there are several conditions that should be met to achieve optimal performance. The very high operating speeds of the comparator require careful layout, decoupling of supplies, and proper design of transmission lines.


Since the SPT9687 comparator is a very high frequency and high gain device, certain layout rules must be followed to avoid spurious oscillations. The comparator should be soldered to the board with component lead lengths kept as short as possible. A ground plane should be used, and the input impedance to the part should be kept as low as possible to decrease parasitic feedback. If the output board traces are longer than approximately one-half inch, microstripline techniques must be employed to prevent ringing on the output waveform. Also, the microstriplines must be terminated at the far end with the characteristic impedance of the line to prevent reflections. All supply voltage pins should be decoupled with high frequency capacitors as close to the device as possible. All ground and N/C pins should be connected to the same ground plane to further improve noise immunity and shielding. If using the SPT9687 as a single comparator, the outputs of the inactive comparator can be grounded, left open or terminated with 50 Ohms to -2 V. All outputs on the active comparator, whether used or unused, should have identical terminations to minimize ground current switching transients.

Note: To ensure proper power up of the device, the input should be kept below +1.5 V during power up.

**Figure 3 - Typical Interface Circuit**



**Figure 4 - Typical Interface With Hysteresis**




Hysteresis is obtained by applying a DC bias to the LE pin.


$$V_{LE} = -1.3 \text{ V} \pm 100 \text{ mV}, V_{LEE} = -1.3 \text{ V}.$$

—X— Represents line termination.


**Figure 5 - Equivalent Input Circuit**




**Figure 6 - AC Test Fixture**



**Figure 7 - Output Circuit**




**Figure 8 - Test Load**




## PACKAGE OUTLINES

### 16-Lead Plastic DIP



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A		0.300		7.62
B	0.014	0.026	0.36	0.66
C		.100 typ		2.54
D		.010 typ		0.25
E	1.150	1.950	29.21	49.53
F	0.290	0.330	7.37	8.38
G	0.246	0.254	6.25	6.45
H	0.740	0.760	18.80	19.30


### 20-Contact Leadless Chip Carrier (LCC)



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A		.040 typ		1.02
B		.050 typ		1.27
C	0.045	0.055	1.14	1.40
D	0.345	0.360	8.76	9.14
E	0.054	0.066	1.37	1.68
F		.020 typ		0.51
G	0.022	0.028	0.56	0.71
H		0.075		1.91


## PACKAGE OUTLINES

### 20-Lead Plastic Leaded Chip Carrier (PLCC)





SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A		.045 typ		1.14
B				
C	0.350	0.356	8.89	9.04
D	0.385	0.395	9.78	10.03
E	0.350	0.356	8.89	9.04
F	0.385	0.395	9.78	10.03
G	0.042	0.056	1.07	1.42
H	0.165	0.180	4.19	4.57
I	0.085	0.110	2.16	2.79
J	0.025	0.040	0.64	1.02
K	0.015	0.025	0.38	0.64
L	0.026	0.032	0.66	0.81
M	0.013	0.021	0.33	0.53
N		0.050		1.27
O	0.290	0.330	7.37	8.38

### 16-Lead Small Outline Integrated Circuit (SOIC)



SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.150	0.157	3.81	3.99
B	0.230	0.244	5.84	6.20
C	0.386	0.393	9.80	9.98
D	.050 Typ		1.27 Typ	
E	0.0138	0.0192	0.35	0.49
F	0.004	0.0098	0.127	0.25
G	0.061	0.068	1.55	1.73
H	0.0075	0.0098	0.19	0.25
I	0.055	0.061	1.40	1.55

## PIN ASSIGNMENTS



## PIN FUNCTIONS

NAME	FUNCTION
Q <sub>A</sub>	Output A
$\bar{Q}_A$	Inverted Output A
GND <sub>A</sub>	Ground A
LE <sub>A</sub>	Latch Enable A
$\bar{L}E_A$	Inverted Latch Enable A
V <sub>EE</sub>	Negative Supply Voltage
-IN <sub>A</sub>	Inverting Input A
+IN <sub>A</sub>	Non-Inverting Input A
+IN <sub>B</sub>	Non-Inverting Input B
-IN <sub>B</sub>	Inverting Input B
V <sub>CC</sub>	Positive Supply Voltage
LE <sub>B</sub>	Latch Enabled B
$\bar{L}E_B$	Inverted Latch Enable B
GND <sub>B</sub>	Ground B
Q <sub>B</sub>	Output B
$\bar{Q}_B$	Inverted Output B

## ORDERING INFORMATION

PART NUMBER	Temperature Range	PACKAGE TYPE
SPT9687SIN	-25 to +85 °C	16L PDIP
SPT9687SIP	-25 to +85 °C	20L PLCC
SPT9687SIC	-25 to +85 °C	20C LCC
SPT9687SIS	-25 to +85 °C	16L SOIC
SPT9687SCU	+25 °C	Die*

\*Please see the die specification for guaranteed electrical performance.

For additional information regarding our products, please visit CADEKA at: [cadeka.com](http://cadeka.com)

CADEKA Headquarters Loveland, Colorado  
 T: 970.663.5452  
 T: 877.663.5452 (toll free)

CADEKA, the CADEKA logo design, COMLINEAR and the COMLINEAR logo design are trademarks or registered trademarks of CADEKA Microcircuits LLC. All other brand and product names may be trademarks of their respective companies.

CADEKA reserves the right to make changes to any products and services herein at any time without notice. CADEKA does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by CADEKA; nor does the purchase, lease, or use of a product or service from CADEKA convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of CADEKA or of third parties.

Copyright ©2007-2008 by CADEKA Microcircuits LLC. All rights reserved.

