

# 100BASE-TX Physical Layer with 5-Bit Interface

#### GENERAL DESCRIPTION

The ML6694 is a high-speed physical layer transceiver that provides a 5-bit (or symbol) interface to unshielded twisted pair cable media. The ML6694 is well suited for repeater applications using repeater controllers with the 5-bit interface. The ML6694 may also be used in FDDI-over-copper applications.


The ML6694 integrates 125MHz clock recovery/ generation, receive adaptive equalization, baseline wander correction and MLT-3/10BASE-T transmitter.

### **FEATURES**


- 5-bit (or symbol) parallel interface
- Compliant to IEEE 802.3u 100BASE-TX standard
- Compliant to ANSI X3T12 TP-PMD (FDDI) standard
- Single-jack 10BASE-T/100BASE-TX solution when used with external 10Mbps PHY
- 125MHz receive clock recovery/generation
- Baseline wander correction
- Adaptive equalization and MLT-3 encoding/decoding
- Supports full-duplex operation


**BLOCK DIAGRAM** (PLCC Pin Configuration)

\* Some Packages Are End Of Life As Of August 1, 2000




## **PIN CONFIGURATION**





ML6694 44-Pin TQFP (H44-10)



# **PIN DESCRIPTION** (Pin numbers for TQFP package in parentheses)

2-6 (40-44) TSM<4:0> Transmit data TTL inputs. TSM<4:0> inputs accept TX data symbols. Data appearing at TSM<4:0> are clocked into the ML6694 on the rising edge of TXC.  7 (1) PWRDN Device power down input. A low signal powers down all ciruits of the ML6694, and dissipates less than 20mA.  8,9, (2, 3, RSM<4:0> Receive data TTL outputs. RSM<4:0> outputs may be sampled synchronously with RXC's rising edge.  10 (4) DGND1 Digital ground.  12 (6) DVCC1 Digital +5V power supply.  14 (8) DGND2 Digital ground.  16 (10) RXC Recovered receive symbol clock TTL output. This 25MHz clock is phase-aligned with the internal 125MHz bit clock recovered from the signal received at TPINP/N when data is present. Receive data at RSM<4:0> change on the falling edges and	PIN	N	NAME	DESCRIPTION
appearing at TSMx4:0> are clocked into the ML6694 on the rising edge of TXC.    PWRDN   Device power down input. A low signal powers down all ciruits of the ML6694, and dissipates less than 20mA.   Receive data TTL outputs. RSM<4:0> outputs may be sampled synchronously with RXC's rising edge.   RXC's rising edge.	1	(39)	AGND1	Analog ground.
dissipates less than 20mA.  Receive data TTL outputs. RSM<4:0> outputs may be sampled synchronously with RXC's rising edge.  REC's rising edge.  DVCC1 Digital +5V power supply.  Digital ground.  RXC Receive evered receive symbol clock TTL output. This 25MHz clock is phase-aligned with the internal 125MHz bit clock recovered from the signal received at TPINP/n when data is present. Receive data at RSM<4:0> change on the falling edges and should be sampled on the rising edges of this clock. RXC is phase aligned with the internal 125MHz bit clock recovered from the signal received at TPINP/n when data is present. Receive data at RSM<4:0> change on the falling edges and should be sampled on the rising edges of this clock. RXC is phase aligned to TXC when 100BASE-TX signal is not present at TPINP/N  DGND3 Digital ground.  DGND4 Digital ground.  Digital ground.  DGND5 Digital ground.  Signal detect TTL output. A high output level indicates 100BASE-TX activity at TPINP/N with an amplitude exceeding the preset threshold. The signal detect function is active only in 100Mbps mode, that is when the pin SEL10/T00 is low.  Speed select TTL input. Driving this pin high disables 100BASE-TX transmit and receive functions, and enables the 10BASE-T transmit path from 10BTXINP/N to TPOUTP/N. A low signal on SEL10/T00 disables the 10BTXINP/N inputs and enabl 100BASE-TX operation.  RGMSET and AGND3 sets internal time constants controlling the receive equalize transfer function.  Transmit level bias resistor input. An external 9.53kΩ, 1% resistor connected between RTSET and AGND3 sets a precision constant bias current for the twisted pair transmit level.  Transmit level bias resistor input. An external 9.53kΩ, 1% resistor connected between RTSET and AGND3 sets a precision constant bias current for the twisted pair transfer function.  Transmit level bias resistor input. An external 9.53kΩ, 1% resistor connected between RTSET and AGND3 sets a	2-6	(40-44)	TSM<4:0>	
11,13, 5, 7, 9) 15 16 17 18 18 18 18 19 19 19 10 19 10 10 10 10 10 10 10 10 10 10 11 10 10	7	(1)	PWRDN	Device power down input. A low signal powers down all ciruits of the ML6694, and dissipates less than 20mA.
12 (6) DVCC1 Digital +5V power supply.  14 (8) DGND2 Digital ground.  RXC Recovered receive symbol clock TTL output. This 25MHz clock is phase-aligned with the internal 125MHz bit clock recovered from the signal received at TPINP/N when data is present. Receive data at RSM<4.0-2 change on the falling edges and should be sampled on the rising edges of this clock. RXC is phase aligned to TXC when 100BASE-TX signal is not present at TPINP/N  17 (11) DGND3 Digital ground.  18 (12) DVCC2 Digital +5V power supply.  19 (13) DGND4A Digital ground.  20 (14) DGND4B Digital ground.  21 (15) DGND4B Digital ground.  22 (16) DVCC5 Digital +5V power supply.  23 (17) DGND5 Digital ground.  24 (18) SD0 Signal detect TTL output. A high output level indicates 100BASE-TX activity at TPINP/N with an amplitude exceeding the preset threshold. The signal detect function is active only in 100Mbps mode, that is when the pin SEL10/100 is low.  25 (19) SEL10/100 Speed select TTL input. Driving this pin high disables 100BASE-TX transmit and receive functions, and enables the 10BASE-TT transmit path from 10BTTXINP/N to TPOUTP/N. A low signal on SEL10/100 disables the 10BTXINP/N inputs and enabl 100BASE-TX operation.  26 (22) AVCC3 Analog positive power supply.  27 RTSET Equalizer bias resistor input. An external 9.53kΩ, 1% resistor connected between RGMSET and AGND3 sets internal time constants controlling the receive equalize transfer function.  28 (29) AGND3 Analog ground.  29 (26) AGND3 Analog ground.  Transmit level bias resistor input. An external 2.49kΩ, 1% resistor connected between RTSET and AGND3 sets a precision constant bias current for the twisted pair transmit level.  30 (27,28) TPOUTN/P Transmit twisted pair outputs. This differential current output pair drives MLT-3 waveforms into the network coupling transformer in 100BASE-TX mode, and 10BASE-T or FLP waveforms in 10BASE-T mode.  31 (29) AGND2 Analog ground.	11,13		RSM<4:0>	
14 (8) DGND2 Digital ground.	10	(4)	DGND1	Digital ground.
RXC Recovered receive symbol clock TTL output. This 25MHz clock is phase-aligned with the internal 125MHz bit clock recovered from the signal received at TPINP/When data is present. Receive data at RSM-4-0> change on the falling edges and should be sampled on the rising edges of this clock. RXC is phase aligned to TXC when 100BASE-TX signal is not present at TPINP/N  17 (11) DGND3 Digital ground.  18 (12) DVCC2 Digital +5V power supply.  19 (13) DGND4A Digital ground.  20 (14) DGND4B Digital ground.  21 (15) DGND4C Digital ground.  22 (16) DVCC5 Digital +5V power supply.  23 (17) DGND5 Digital ground.  24 (18) SDO Signal detect TTL output. A high output level indicates 100BASE-TX activity at TPINP/N with an amplitude exceeding the preset threshold. The signal detect function is active only in 100Mbps mode, that is when the pin SEL10/T00 is low.  25 (19) SEL10/T00 Speed select TTL input. Driving this pin high disables 100BASE-TX transmit and receive functions, and enables the 10BASE-T transmit path from 10BTTXINP/N to TPOUTP/N. A low signal on SEL10/T00 disables the 10BTTXINP/N inputs and enabl 100BASE-TX operation.  28 (22) AVCC3 Analog positive power supply.  29 (24) RGMSET Equalizer bias resistor input. An external 9.53kΩ, 1% resistor connected between RCMSET and AGND3 sets internal time constants controlling the receive equalizer transmit level.  30 (25) RTSET Transmit path from 10BTTXINP/N transmit and receive incritorion.  31 (25) RTSET Transmit level bias resistor input. An external 2.49kΩ, 1% resistor connected between RTSET and AGND3 sets internal time constants controlling the receive equalizer transmit level.  31 (26) AGND3 Analog ground.  33,34 (27,28) TPOUTN/P Transmit twisted pair outputs. This differential current output pair drives MLT-3 waveforms into the network coupling transformer in 100BASE-TX mode, and 10BASE-T or FLP waveforms in 10BASE-T mode.  33,34 (27) AGND2 Analog ground.	12	(6)	DVCC1	Digital +5V power supply.
with the internal 125MHz bit clock recovered from the signal received at TPINP/P when data is present. Receive data at RSM<4:0> change on the falling edges and should be sampled on the rising edges of this clock. RXC is phase aligned to TXC when 100BASE-TX signal is not present at TPINP/N  17 (11) DGND3 Digital ground.  18 (12) DVCC2 Digital +5V power supply.  19 (13) DGND4A Digital ground.  20 (14) DGND4B Digital ground.  21 (15) DGND4C Digital ground.  22 (16) DVCC5 Digital +5V power supply.  23 (17) DGND5 Digital ground.  24 (18) SD0 Signal detect TTL output. A high output level indicates 100BASE-TX activity at TPINP/P with an amplitude exceeding the present threshold. The signal detect function is active only in 100Mbps mode, that is when the pin SEL10/T00 is low.  25 (19) SEL10/T00 Speed select TTL input. Driving this pin high disables 100BASE-TX transmit and receive functions, and enables the 10BASE-T transmit path from 10BTTXINP/N to TPOUTP/N. A low signal on SEL10/T00 disables the 10BTXINP/N inputs and enabl 100BASE-TX operation.  28 (22) AVCC3 Analog positive power supply.  29 Equalizer bias resistor input. An external 9.53kΩ, 1% resistor connected between RGMSET and AGND3 sets internal time constants controlling the receive equalize transfer function.  31 (25) RTSET Transmit level bias resistor input. An external 2.49kΩ, 1% resistor connected between RGMSET and AGND3 sets a precision constant bias current for the twisted pair transmit level.  32 (26) AGND3 Analog ground.  33,34 (27,28) TPOUTN/P Transmit twisted pair outputs. This differential current output pair drives MLT-3 waveforms into the network coupling transformer in 100BASE-TX mode, and 10BASE-T or FLP waveforms in 10BASE-T mode.  34 Analog ground.	14	(8)	DGND2	Digital ground.
18 (12) DVCC2 Digital +5V power supply.  19 (13) DGND4A Digital ground.  20 (14) DGND4B Digital ground.  21 (15) DGND4C Digital ground.  22 (16) DVCC5 Digital +5V power supply.  23 (17) DGND5 Digital ground.  24 (18) SD0 Signal detect TTL output. A high output level indicates 100BASE-TX activity at TPINP/N with an amplitude exceeding the preset threshold. The signal detect function is active only in 100Mbps mode, that is when the pin SEL10/T00 is low.  25 (19) SEL10/T00 Speed select TTL input. Driving this pin high disables 100BASE-TX transmit and receive functions, and enables the 10BASE-T transmit path from 10BTTXINP/N to TPOUTP/N. A low signal on SEL10/T00 disables the 10BTTXINP/N inputs and enabl 100BASE-TX operation.  28 (22) AVCC3 Analog positive power supply.  29 (24) RGMSET Equalizer bias resistor input. An external 9.53kΩ, 1% resistor connected between RGMSET and AGND3 sets internal time constants controlling the receive equalize transfer function.  31 (25) RTSET Transmit level bias resistor input. An external 2.49kΩ, 1% resistor connected between RTSET and AGND3 sets a precision constant bias current for the twisted pair transmit level.  32 (26) AGND3 Analog ground.  33,34 (27,28) TPOUTN/P Transmit twisted pair outputs. This differential current output pair drives MLT-3 waveforms into the network coupling transformer in 100BASE-TX mode, and 10BASE-T or FLP waveforms in 10BASE-T mode.  35 (29) AGND2 Analog ground.  36 (30) AVCC2 Analog +5V power supply.	16	(10)	RXC	with the internal 125MHz bit clock recovered from the signal received at TPINP/N when data is present. Receive data at RSM<4:0> change on the falling edges and should be sampled on the rising edges of this clock. RXC is phase aligned to TXC
19 (13) DGND4A Digital ground. 20 (14) DGND4B Digital ground. 21 (15) DGND4C Digital ground. 22 (16) DVCC5 Digital +5V power supply. 23 (17) DGND5 Digital ground. 24 (18) SD0 Signal detect TTL output. A high output level indicates 100BASE-TX activity at TPINP/N with an amplitude exceeding the preset threshold. The signal detect function is active only in 100Mbps mode, that is when the pin SEL10/100 is low. 25 (19) SEL10/100 Speed select TTL input. Driving this pin high disables 100BASE-TX transmit and receive functions, and enables the 10BASE-T transmit path from 10BTTXINP/N to TPOUTP/N. A low signal on SEL10/100 disables the 10BTTXINP/N inputs and enabl 100BASE-TX operation. 28 (22) AVCC3 Analog positive power supply. 30 (24) RGMSET Equalizer bias resistor input. An external 9.53kΩ, 1% resistor connected between RGMSET and ACND3 sets internal time constants controlling the receive equalize transfer function. 31 (25) RTSET Transmit level bias resistor input. An external 2.49kΩ, 1% resistor connected between RTSET and AGND3 sets a precision constant bias current for the twisted pair transmit level. 32 (26) AGND3 Analog ground. 33,34 (27,28) TPOUTN/P Transmit twisted pair outputs. This differential current output pair drives MLT-3 waveforms into the network coupling transformer in 100BASE-TX mode, and 10BASE-T or FLP waveforms in 10BASE-T mode. 35 (29) AGND2 Analog ground. 36 (30) AVCC2 Analog +5V power supply.	17	(11)	DGND3	Digital ground.
DGND4B   Digital ground.	18	(12)	DVCC2	Digital +5V power supply.
DGND4C   Digital ground.	19	(13)	DGND4A	Digital ground.
17 DGND5 Digital +5V power supply.  DGND5 Digital ground.  SD0 Signal detect TTL output. A high output level indicates 100BASE-TX activity at TPINP/N with an amplitude exceeding the preset threshold. The signal detect function is active only in 100Mbps mode, that is when the pin SEL10/100 is low.  SEL10/100 Speed select TTL input. Driving this pin high disables 100BASE-TX transmit and receive functions, and enables the 10BASE-T transmit path from 10BTTXINP/N to TPOUTP/N. A low signal on SEL10/100 disables the 10BTTXINP/N inputs and enable 100BASE-TX operation.  RGMSET Equalizer bias resistor input. An external 9.53kΩ, 1% resistor connected between RGMSET and AGND3 sets internal time constants controlling the receive equalize transfer function.  RTSET Transmit level bias resistor input. An external 2.49kΩ, 1% resistor connected between RTSET and AGND3 sets a precision constant bias current for the twisted pair transmit level.  AGND3 Analog ground.  TPOUTN/P Transmit twisted pair outputs. This differential current output pair drives MLT-3 waveforms into the network coupling transformer in 100BASE-TX mode, and 10BASE-T or FLP waveforms in 10BASE-T mode.  AGND2 Analog ground.  AGND2 Analog ground.  TPINN/P Receive twisted pair inputs. This differential input pair receives 100BASE-TX signal.	20	(14)	DGND4B	Digital ground.
23 (17) DGND5 Digital ground.  24 (18) SD0 Signal detect TTL output. A high output level indicates 100BASE-TX activity at TPINP/N with an amplitude exceeding the preset threshold. The signal detect function is active only in 100Mbps mode, that is when the pin SEL10/T00 is low.  25 (19) SEL10/T00 Speed select TTL input. Driving this pin high disables 100BASE-TX transmit and receive functions, and enables the 10BASE-T transmit path from 10BTTXINP/N to TPOUTP/N. A low signal on SEL10/T00 disables the 10BTTXINP/N inputs and enable 100BASE-TX operation.  28 (22) AVCC3 Analog positive power supply.  29 RGMSET Equalizer bias resistor input. An external 9.53kΩ, 1% resistor connected between RGMSET and AGND3 sets internal time constants controlling the receive equalizer transfer function.  29 RTSET Transmit level bias resistor input. An external 2.49kΩ, 1% resistor connected between RTSET and AGND3 sets a precision constant bias current for the twisted pair transmit level.  30 (26) AGND3 Analog ground.  31 (27,28) TPOUTN/P Transmit twisted pair outputs. This differential current output pair drives MLT-3 waveforms into the network coupling transformer in 100BASE-TX mode, and 10BASE-T or FLP waveforms in 10BASE-T mode.  31 (29) AGND2 Analog ground.  32 (29) AGND2 Analog ground.  33 (30) AVCC2 Analog +5V power supply.  34 (31, 32) TPINN/P Receive twisted pair inputs. This differential input pair receives 100BASE-TX signal receives 100BASE-	21	(15)	DGND4C	Digital ground.
SDO Signal detect TTL output. A high output level indicates 100BASE-TX activity at TPINP/N with an amplitude exceeding the preset threshold. The signal detect function is active only in 100Mbps mode, that is when the pin SEL10/100 is low.  SEL10/100 Speed select TTL input. Driving this pin high disables 100BASE-TX transmit and receive functions, and enables the 10BASE-T transmit path from 10BTTXINP/N to TPOUTP/N. A low signal on SEL10/100 disables the 10BTTXINP/N inputs and enabl 100BASE-TX operation.  RGMSET RGMSET Equalizer bias resistor input. An external 9.53kΩ, 1% resistor connected between RGMSET and AGND3 sets internal time constants controlling the receive equalize transfer function.  RTSET Transmit level bias resistor input. An external 2.49kΩ, 1% resistor connected between RTSET and AGND3 sets a precision constant bias current for the twisted pair transmit level.  AGND3 Analog ground.  Transmit twisted pair outputs. This differential current output pair drives MLT-3 waveforms into the network coupling transformer in 100BASE-TX mode, and 10BASE-T or FLP waveforms in 10BASE-T mode.  AGND2 Analog ground.  AGND3 APCC2 Analog +5V power supply.  Receive twisted pair inputs. This differential input pair receives 100BASE-TX signal receives	22	(16)	DVCC5	Digital +5V power supply.
TPINP/N with an amplitude exceeding the preset threshold. The signal detect function is active only in 100Mbps mode, that is when the pin SEL10/100 is low.  SEL10/100 Speed select TTL input. Driving this pin high disables 100BASE-TX transmit and receive functions, and enables the 10BASE-T transmit path from 10BTTXINP/N to TPOUTP/N. A low signal on SEL10/100 disables the 10BTTXINP/N inputs and enable 100BASE-TX operation.  Analog positive power supply.  Equalizer bias resistor input. An external 9.53kΩ, 1% resistor connected between RGMSET and AGND3 sets internal time constants controlling the receive equalizer transmit level bias resistor input. An external 2.49kΩ, 1% resistor connected between RTSET and AGND3 sets a precision constant bias current for the twisted pair transmit level.  Analog ground.  Transmit twisted pair outputs. This differential current output pair drives MLT-3 waveforms into the network coupling transformer in 100BASE-TX mode, and 10BASE-T or FLP waveforms in 10BASE-T mode.  Analog ground.  Analog ground.  Analog ground.  Transmit visted pair inputs. This differential input pair receives 100BASE-TX signal detect function is active only in Subables.	23	(17)	DGND5	Digital ground.
receive functions, and enables the 10BASE-T transmit path from 10BTTXINP/N to TPOUTP/N. A low signal on SEL10/100 disables the 10BTTXINP/N inputs and enabl 100BASE-TX operation.  28 (22) AVCC3 Analog positive power supply.  30 (24) RGMSET Equalizer bias resistor input. An external 9.53kΩ, 1% resistor connected between RGMSET and AGND3 sets internal time constants controlling the receive equalize transfer function.  31 (25) RTSET Transmit level bias resistor input. An external 2.49kΩ, 1% resistor connected between RTSET and AGND3 sets a precision constant bias current for the twisted pair transmit level.  32 (26) AGND3 Analog ground.  33,34 (27,28) TPOUTN/P Transmit twisted pair outputs. This differential current output pair drives MLT-3 waveforms into the network coupling transformer in 100BASE-TX mode, and 10BASE-T or FLP waveforms in 10BASE-T mode.  35 (29) AGND2 Analog ground.  36 (30) AVCC2 Analog +5V power supply.  37,38 (31, 32) TPINN/P Receive twisted pair inputs. This differential input pair receives 100BASE-TX signal.	24	(18)	SD0	TPINP/N with an amplitude exceeding the preset threshold. The signal detect
80 (24) RGMSET Equalizer bias resistor input. An external 9.53kΩ, 1% resistor connected between RGMSET and AGND3 sets internal time constants controlling the receive equalizer transfer function.  81 (25) RTSET Transmit level bias resistor input. An external 2.49kΩ, 1% resistor connected between RTSET and AGND3 sets a precision constant bias current for the twisted pair transmit level.  82 (26) AGND3 Analog ground.  83,34 (27,28) TPOUTN/P Transmit twisted pair outputs. This differential current output pair drives MLT-3 waveforms into the network coupling transformer in 100BASE-TX mode, and 10BASE-T or FLP waveforms in 10BASE-T mode.  85 (29) AGND2 Analog ground.  86 (30) AVCC2 Analog +5V power supply.  87,38 (31, 32) TPINN/P Receive twisted pair inputs. This differential input pair receives 100BASE-TX signal.	25	(19)	SEL10/100	receive functions, and enables the 10BASE-T transmit path from 10BTTXINP/N to TPOUTP/N. A low signal on SEL10/100 disables the 10BTTXINP/N inputs and enable
RGMSET and AGND3 sets internal time constants controlling the receive equalized transfer function.  RTSET  Transmit level bias resistor input. An external 2.49kΩ, 1% resistor connected between RTSET and AGND3 sets a precision constant bias current for the twisted pair transmit level.  AGND3  Analog ground.  Transmit twisted pair outputs. This differential current output pair drives MLT-3 waveforms into the network coupling transformer in 100BASE-TX mode, and 10BASE-T or FLP waveforms in 10BASE-T mode.  AGND2  AGND2  Analog ground.  Analog ground.  AVCC2  Analog +5V power supply.  Receive twisted pair inputs. This differential input pair receives 100BASE-TX signalized.	28	(22)	AVCC3	Analog positive power supply.
between RTSET and AGND3 sets a precision constant bias current for the twisted pair transmit level.  32 (26) AGND3 Analog ground.  33,34 (27,28) TPOUTN/P Transmit twisted pair outputs. This differential current output pair drives MLT-3 waveforms into the network coupling transformer in 100BASE-TX mode, and 10BASE-T or FLP waveforms in 10BASE-T mode.  35 (29) AGND2 Analog ground.  36 (30) AVCC2 Analog +5V power supply.  37,38 (31, 32) TPINN/P Receive twisted pair inputs. This differential input pair receives 100BASE-TX signal.	30	(24)	RGMSET	RGMSET and AGND3 sets internal time constants controlling the receive equalize
TPOUTN/P Transmit twisted pair outputs. This differential current output pair drives MLT-3 waveforms into the network coupling transformer in 100BASE-TX mode, and 10BASE-T or FLP waveforms in 10BASE-T mode.  AGND2 Analog ground.  AVCC2 Analog +5V power supply.  TPINN/P Receive twisted pair inputs. This differential input pair receives 100BASE-TX signal.	31	(25)	RTSET	between RTSET and AGND3 sets a precision constant bias current for the twisted
waveforms into the network coupling transformer in 100BASE-TX mode, and 10BASE-T or FLP waveforms in 10BASE-T mode.  35 (29) AGND2 Analog ground.  36 (30) AVCC2 Analog +5V power supply.  37,38 (31, 32) TPINN/P Receive twisted pair inputs. This differential input pair receives 100BASE-TX signal.	32	(26)	AGND3	Analog ground.
36 (30) AVCC2 Analog +5V power supply.  37,38 (31, 32) TPINN/P Receive twisted pair inputs. This differential input pair receives 100BASE-TX signal.	33,34	(27,28)	TPOUTN/P	waveforms into the network coupling transformer in 100BASE-TX mode, and
37,38 (31, 32) TPINN/P Receive twisted pair inputs. This differential input pair receives 100BASE-TX signal	35	(29)	AGND2	Analog ground.
	36	(30)	AVCC2	Analog +5V power supply.
	37,38	(31, 32)	TPINN/P	

# **ML6694**

# PIN DESCRIPTION (Continued)

PIN		NAME	DESCRIPTION
39	(33)	CMREF	Receiver common-mode reference output. This pin provides a common-mode bias point for the twisted-pair media line receiver. A typical value for CMREF is (VCC-1.26)V.
40,41	(34,35)	10BTTXINN/P	10BASE-T transmit waveform inputs. The ML6694 presents a linear copy of the input at 10BTTXINN/P to the TPOUTN/P outputs when the ML6694 functions in 10BASE-T mode. Signals presented to these pins must be centered at $V_{CC}/2$ with a single ended amplitude of $\pm$ 0.25V.
42	(36)	LPBK	Loopback TTL input pin. Tying this pin to ground places the part in loopback mode; data at RSM<4:0> are serialized, MLT-3 encoded, equalized then sent to the receive PLL for clock recovery and sent to the RSM<4:0> outputs. Floating this pin or tying it to $V_{CC}$ places the part in its normal mode of operation.
43	(37)	AVCC1	Analog +5V power supply.
44	(38)	TXC	Transmit clock TTL input. This 25MHz clock is the frequency reference for the internal transmit PLL clock multiplier. This pin should be driven by an external 25MHz clock at TTL or CMOS levels.

## **ABSOLUTE MAXIMUM RATINGS**

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

V <sub>CC</sub> Supply Voltage Range	GND -0.3V to 6V
Input Voltage Range	
Digital Inputs	. GND –0.3V to $V_{CC}$ + 0.3V
TPINP, TPINN, 10BTTXINN,	
10BTTXINP	. GND $-0.3$ V to $V_{CC} + 0.3$ V
Output Current	
TPOUTP, TPOUTN	60mA
All other outputs	10mA

Junction Temperature	150°C
Storage Temperature –65°C to	
Lead Temperature (Soldering, 10 sec)	

### **OPERATING CONDITIONS**

V <sub>CC</sub> Supply Voltage	$5V \pm 5\%$
All V <sub>CC</sub> supply pins <i>must</i> be within 0.1\	/ of each other.
All GND pins must be within 0.1V of ea	ich other.
T <sub>A</sub> , Ambient temperature	0°C to 70°C
RGMSET	$9.53$ k $\Omega \pm 1\%$
RTSET	$2.49$ k $\Omega \pm 1\%$
Receive transformer insertion loss	<-0.5dB

## DC ELECTRICAL CHARACTERISTICS

Over full range of operating conditions unless otherwise specified (Note 1)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
TTL Inputs (	TSM<4:0>, TXC, SEL10/100, PWRD	DN, <u>LPBK</u> )				
V <sub>IL</sub>	Input Low Voltage	$I_{IL} = -400\mu A$			0.8	V
$V_{IH}$	Input High Voltage	I <sub>IH</sub> = 100μA	2.0			V
I <sub>IL</sub>	Input Low Current	$V_{IN} = 0.4V$	-200			μΑ
I <sub>IH</sub>	Input High Current	$V_{IN} = 2.7V$			100	μΑ
TTL Output	s (RSM<4:0>, RXC, SDO)					
$V_{OL}$	Output Low Voltage	$I_{OL} = 4mA$			0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -4mA$	2.4			V
Receiver						
V <sub>ICM</sub>	TPINP/N Input Common-Mode Voltage	100Ω Termination across TPINP/N		V <sub>CC</sub> – 1.26		V
V <sub>ID</sub>	TPINP-TPINN Differential Input Voltage Range		-3.0		3.0	V
R <sub>IDR</sub>	TPINP-TPINN Differential Input Resistance		10.0k			Ω
I <sub>ICM</sub>	TPINP/N Common-Mode Input Current				+10	μА
I <sub>RGM</sub>	RGMSET Input Current	RGMSET = $9.53$ k $\Omega$		130		μΑ
I <sub>RT</sub>	RTSET Input Current	RTSET = $2.49$ k $\Omega$		500		μΑ
Transmitter						
I <sub>TD100</sub>	TPOUTP/N 100BASE-TX Mode Differential Output Current	Note 2, 3	±19		±21	mA
I <sub>TD10</sub>	TPOUTP/N 10BASE-T Mode Differential Output Current		±55	±60	±65	mA
I <sub>TOFF</sub>	TPOUTP/N Off-State Output	R <sub>L</sub> = 200, 1%	0		1.5	mA
I <sub>TXI</sub>	TPOUTP/N Differential Output Current Imbalance	R <sub>L</sub> = 200, 1%			500	μΑ

# **ML6694**

# DC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Transmitter	(Continued)					
X <sub>ERR</sub>	TPOUTP/N Differential Output Current Error	V <sub>OUT</sub> = V <sub>CC</sub> ; Note 3	-5.0		+5.0	%
X <sub>CMP100</sub>	TPOUTP/N 100BASE-X Output Current Compliance Error	$V_{OUT} = V_{CC} \pm 2.2V$ ; referred to $I_{OUT}$ at $V_{CC}$	-2.0		+2.0	%
V <sub>OCM10</sub>	TPOUTP/N 10BASE-T Output Voltage Compliance Range	I <sub>TD10</sub> remains within specified values	V <sub>CC</sub> – 2.7		V <sub>CC</sub> + 2.7	V
V <sub>ICM10</sub>	10BTTXNN/P Input Common-Mode Voltage Range		V <sub>CC</sub> /2 – 0.3		$V_{CC}/2 + 0.3$	V
Power Supp	ly Current					
I <sub>CC100</sub>	Supply Current 100BASE-TX Operation, Transmitting	Current into all $V_{CC}$ pins, $V_{CC} = 5.25V$		195	260	mA
I <sub>CC10</sub>	Supply Current 10BASE-T Mode			90	110	mA
I <sub>CCOFF</sub>	Supply Current Power Down Mode	PWRDN			20	mA

# **AC ELECTRICAL CHARACTERISTICS**

Over full range of operating conditions unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Transmitter	(Note 4)					
t <sub>TR/F</sub>	TPOUTP-TPOUTN Differential Rise/Fall Time	Notes 5, 6; for any legal code sequence	3.0		5.0	ns
t <sub>TM</sub>	TPOUTP-TPOUTN Differential Rise/Fall Time Mismatch	Notes 5, 6; for any legal code sequence	-0.5		0.5	ns
t <sub>TDC</sub>	TPOUTP-TPOUTN Differential Output Duty Cycle Distortion	Notes 4, 6	-0.5		0.5	ns
t <sub>TJT</sub>	TPOUTP-TPOUTN Differential Output Peak-to-Peak Jitter	Note 6		300	1400	ps
X <sub>OST</sub>	TPOUTP-TPOUTN Differential Output Voltage Overshoot	Notes 6, 7			5	%
t <sub>TXP</sub>	Transmit Bit Delay	Note 8			10.5	Bit Times
t <sub>RXDC</sub>	Receive Bit Delay	Note 9			15.5	Bit Times

## AC ELECTRICAL CHARACTERISTICS (Continued)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
MII (Media-	Independent Interface)		'		•	•
X <sub>BTOL</sub>	TX Output Clock Frequency Tolerance	25MHz frequency	-100		+100	ppm
t <sub>TPWH</sub>	TXC pulse width HIGH		14			ns
t <sub>TPWL</sub>	TXC pulse width LOW		14			ns
t <sub>RPWH</sub>	RXC pulse width HIGH		14			ns
t <sub>RPWL</sub>	RXC pulse width LOW		14			ns
t <sub>TPS</sub>	Setup time, TSM<4:0> Data Valid to TXC Rising Edge (1.4V point)		12			ns
t <sub>TPH</sub>	Hold Time, TSM<4:0> Data Valid After TXC Rising Edge (1.4V point)		3			ns
t <sub>RCS</sub>	Time that RSM<4:0> Data are Valid Before RXC Rising Edge (1.4V point)		10			ns
t <sub>RCH</sub>	Time that RSM<4:0> Data are Valid After RXC Rising Edge (1.4V point)		10			ns
t <sub>RPCR</sub>	RXC 10% – 90% Rise Time				6	ns
t <sub>RPCF</sub>	RXC 90%-10% Fall Time				6	ns

- Note 1. Limits are guaranteed by 100% testing, sampling, or correlation with worst case test conditions.
- Note 2. Measured using the test circuit shown in Fig. 1, under the following conditions:

 $R_{LP} = 200\Omega$ ,  $R_{LS} = 49.9\Omega$ ,  $R_{TSET} = 2.49k\Omega$ .

All resistors are 1% tolerance.

- Note 3. Output current amplitude is  $I_{OUT} = 40 \times 1.25 \text{V/RTSET}$ .
- Note 4. Measured relative to ideal negative and positive signal 50% points, using the four successive MLT-3 transitions for the 01010101 bit sequence.
- Note 5. Time difference between 10% and 90% levels of the transition from the baseline voltage (nominally zero) to either the positive or negative peak signal voltage. The times specified here correlate to the transition times defined in the ANSI X3T9.5 TP-PMD Rev 2.0 working draft, section 9.1.6, which include the effects of the external network coupling transformer and EMI/RFI emissions filter.
- **Note 6.** Differential test load is shown in fig. 1 (see note 3).
- Note 7. Defined as the percentage excursion of the differential signal transition beyond its final adjusted value during the symbol interval following the transition. The adjusted value is obtained by doing a straight line best-fit to an output waveform containing 14 bit-times of no transition preceded by a transition from zero to either a positive or negative signal peak; the adjusted value is the point at which the straight line fit meets the rising or falling signal edge.
- **Note 8.** Symbol /J/ at TSM <4:0> sampled by TXC to first bit of /J/ at MDI.
- Note 9. First bit of /J/ at MDI to first rising edge of RXC after the last part of the /J/ appears at RSM <4:0>.




Figure 1. Test Circuit




Figure 2.




Figure 3.

### **FUNCTIONAL DESCRIPTION**

#### TRANSMIT SECTION

#### 100BASE-TX Operation

The transmitter accepts scrambled 5-bit symbols clocked in at 25MHz and outputs MLT-3 signals onto the twistedpair media at 100Mbps. The on-chip transmit PLL converts a 25MHz TTL-level clock at TXC to an internal 125MHz bit clock. TXC from the ML6694 clocks scrambled transmit symbols from the MAC into the ML6694's TSM<4:0> input pins. Symbols from the TSM<4:0> inputs are converted from parallel to serial form at the 125MHz clock rate. The serial transmit data is converted to MLT-3 3-level code and driven differentialy out of the TPOUTP and TPOUTN pins at nominal ± 2V levels with the proper loads. The transmitter is designed to drive a center-tapped transformer with a 2:1 winding ratio, so a differential 400 ohm load is used on the transformer primary to properly terminate the 100 ohm cable and termination on the secondary. The transformer's center tap must be tied to V<sub>CC</sub>. A 2:1 transformer allows using a ±20mA output current in 100BASE-TX mode. Using a 1:1 transformer would have required twice the output current and increased the on-chip power dissipation. An external  $2.49k\Omega$ , 1% resistor at the RTSET pin creates the correct output levels at TPOUP/N.

#### 10BASE-T

In 10BASE-T mode, the transmitter acts as a linear buffer with a gain of 10. 10BASE-T inputs (Manchester data and normal link pulses) at 10BTTXINP/N appear as full-swing signals at TPOUTP/N in this mode. Inputs to the 10BTTXINP/N pins should have a nominal  $\pm 0.25 V$  differential amplitude and a common-mode voltage of  $V_{CC}/2$ , and should also be waveshaped or filtered to meet the 10BASE-T harmonic content requirements. The ML6694 does not provide any 10BASE-T transmit filtering.

#### **RECEIVE SECTION**

The receiver converts 3-level MLT-3 signals from the twisted-pair media to 5-bit scrambled symbols at RSM<4:0> with extracted clock at RXC. The adaptive equalizer compensates for the distortion of up to 140m of cable and attenuates cable-induced jitter, corrects for DC baseline wander, and converts the MLT-3 signal to 2-level NRZ. The receive PLL extracts clock from the equalized signal, providing additional jitter attenuation, and clocks

the signal through the serial to parallel converter. The resulting 5-bit symbols appear at RSM<4:0>. The extracted clock appears at RXC. Resistor RGMSET sets internal time constants controlling the adaptive equalizer's transfer function. RGMSET must be set to  $9.53k\Omega$  (1%).

#### **LOOPBACK**

Tying LPBK pin low places the part in loopback mode. Data at TXD<4:0> are serialized, MLT-3 encoded, equalized, then sent to receive PLL for clock recovery and sent to the RXD<4:0> outputs.

In this mode, data at TXD<4:0> has to be valid 5-bit symbol data.

#### **ML6694 SCHEMATIC**

Figure 2 shows a general design where the 5-bit and other control signals interface to the controller. TXC is connected to a 25MHz, 100ppm clock oscillator.


The inductors L1 and L2 are for the purpose of improving return loss.

Capacitor C7 is recommended. It decouples some noise at the inputs of the ML6694 and improves the Bit Error Rate (BER) performance of the board. It is recommended having a 0.1  $\mu$ F capacitor on every  $V_{CC}$  pin as indicated by C3, 4, 9-12. Also, it is recommended to split the  $A_{VCC}$  and  $D_{VCC}$ , AGND and DGND. It is recommended that AGND and DGND planes are large enough for low inductance. If splitting the two grounds and keeping the ground planes large enough is not possible due to board space, you could join them into one larger ground plane.

#### **DIFFERENCES BETWEEN THE ML6694 AND ML6698**

Both parts are pin to pin compatible and perform the same functions. The only differences are:


- SDO: The ML6694 has SDO (Signal Detect Output) active in 100BASE-TX mode only, while the ML6698 has it active in both 10BASE-T and 100BASE-TX modes.
- 2. SEL10/100 or SEL100/10: The ML6694 has the 100BASE-TX mode active low and the 10BASE-T mode active high (SEL10/100). The ML6698 has the opposite polarity where the 100BASE-TX mode is active high and the 10BASE-T mode is active low (SEL100/10).




R1	$2.49k\Omega$ 1%, 1/8W Surface Mount	C7	10pF Cap
R2	$9.53k\Omega$ 1%, 1/8W Surface Mount	C2	Board Layer Cap (2kV rated)
R8, R9,	$200\Omega$ 1%, 1/8W Surface Mount	U1	ML6694 44-Pin PLCC Surface Mount
R23		U2	Clock Oscillator, 25MHz 4-Pin Surface Mount
R10, R11	100 $\Omega$ 1%, 1/8W Surface Mount	U5	Bel Transformer Module S558-1287-02,
R15-R20	$49.9\Omega$ 5%, 1/8W Surface Mount		XFMRS Inc. XF6692TX, or Valor ST6129
R21-R22	$75\Omega$ 5%, 1/8W Surface Mount		(not pin compatible)
C1, C3,	0.1μF Ceramic Chip Cap	FB1, FB2	Fair-Rite SM Bead P/N 2775019447
C4, C8-C1	2	L1, L2	130nH Inductors rated at 50MHz
C5, C6	10μF Tantalum Cap		

Figure 2. ML6694 Typical Applications Circuit

## PHYSICAL DIMENSIONS inches (millimeters)



### Package: H44-10 44-Pin (10 x 10 x 1mm) TQFP



### ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML6694CQ	0°C to 70°C	44-PIN PLCC (Q44)
ML6694CH	0°C to 70°C	44-PIN TQFP (H44-10) (End Of Life

© Micro Linear 1997 Micro Linear is a registered trademark of Micro Linear Corporation Products described in this document may be covered by one or more of the following patents, U.S.: 4,897,611; 4,964,026; 5,027,116; 5,281,862; 5,283,483; 5,418,502; 5,508,570; 5,510,727; 5,523,940; 5,546,017; 5,559,470; 5,565,761; 5,592,128; 5,594,376; Japan: 2598946; 2619299. Other patents are pending.

Micro Linear reserves the right to make changes to any product herein to improve reliability, function or design. Micro Linear does not assume any liability arising out of the application or use of any product described herein, neither does it convey any license under its patent right nor the rights of others. The circuits contained in this data sheet are offered as possible applications only. Micro Linear makes no warranties or representations as to whether the illustrated circuits infringe any intellectual property rights of others, and will accept no responsibility or liability for use of any application herein. The customer is urged to consult with appropriate legal counsel before deciding on a particular application.

2092 Concourse Drive San Jose, CA 95131 Tel: 408/433-5200 Fax: 408/432-0295

