

# Instrumentation Operational Amplifier

# **OP-05**

## FEATURES

Low Noise	0.6µV <sub>p=p</sub> Max, 0.1 to 10Hz
Low Drift vs. Temperature	0.5µV/°C Max
Low Drift vs. Time	0.2µV/Month Typ
Low Bias Current	2.0nA Max
High CMRR	114dB Min
High PSRR	100dB Min
High Gain	300,000 Min
High R <sub>IN</sub> Differential	30MG Min
High R <sub>IN</sub> CM	200GN Typ
Internally Compensated	Stable to 500pF Load
Fits 725, 108A and 741 Socket	

- 125° C Temperature Tested Dice
- Available in Die Form

## **ORDERING INFORMATION '**

		PACKAGE	E	
T <sub>A</sub> = 25°C V <sub>OS</sub> MAX (mV)	TO-99	CERDIP 8-PIN	PLASTIC 8-PIN	OPERATING TEMPERATURE RANGE
0.15	OP05AJ*	OP05AZ*	_	MIL
0.5	OP05J*	-	-	MIL
0.5	OP05EJ	OP05EZ	OP05EP	COM
1.3	OP05CJ	OP05CZ	OP05CP	COM

 For devices processed in total compliance to MIL-STD-883, add/883 after part number. Consult factory for 883 data sheet.


Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages.


## GENERAL DESCRIPTION

The OP-05 series of monolithic instrumentation operational amplifiers combine excellent performance in low-signal-level applications with the simplicity of use of a fully-protected, internally-compensated op amp. The OP-05 has low input offset voltage and bias current combined with very high levels of gain, input impedance, CMRR, and PSRR.

The OP-05 is a direct replacement in 725, 108A, and unnulled 741 sockets allowing instant system performance improvement without redesign. The OP-05 is an excellent choice for a wide variety of applications including strain gauge and thermocouple bridges, high-gain active filters, buffers, integrators, and sampleand-hold amplifiers. For dual-matched versions, refer to the OP-207 and OP-10 data sheets.

### PIN CONNECTIONS





#### SIMPLIFIED SCHEMATIC

# 0P-05

## ABSOLUTE MAXIMUM RATINGS (Note 3)

Supply Voltage	±22V
Differential Input Voltage	±30V
Input Voltage (Note 1)	±22V
Output Short-Circuit Duration	Indefinite
Storage Temperature Range	
J and Z Packages	65°C to +150°C
P Package	85°C to +125°C
Operating Temperature Range	
OP-05A, OP-05	55°C to +125°C
OP-05E, OP-05C	0°C to +70°C
Lead Temperature Range (Soldering, 60 se	c) 300°C
Junction Temperature	65°C to +150°C

PACKAGE TYPE	0 INOTE 2)	0 <sub>IC</sub>	UNITS
TO-99 (J)	150	18	*C/W
8-Pin Hermetic DIP (Z)	148	18	*C/W
8-Pin Plastic DIP (P)	103	43	•C/W

NOTES:

 B<sub>1</sub> is specified for worst case mounting conditions, i.e., B<sub>1</sub> is specified for device in socket for TO, CerDIP, P-DIP, and LCC packages; B<sub>1</sub> is specified for device soldered to printed circuit board for SO and PLCC packages.

3. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

## ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$ , $T_A = 25^{\circ}$ C, unless otherwise noted.

			1	OP-05	A		OP-06		
PARAMETER	SYMBOL	CONDITIONS	MiN	TYP	MAX	MIN	Түр	MAX	UNITS
Input Offset Voltage	Vos		_	0.07	0.15	_	0.2	0.5	mV
Long-Term Input Offset Voltage Stability	∆V <sub>OS</sub> /Time	(Note 1)	-	0.2	1.0	-	0.2	1.0	μV/Mo
Input Offset Current	los			0.7	2.0	_	1.0	2.8	nA
Input Bias Current	le le		-	±0.7	±2.0	-	±1.0	±3.0	nA
Input Noise Voltage (Note 2)	enp-p	0.1Hz to 10Hz	-	0.35	0.6	-	0.35	0.6	µV <sub>p-p</sub>
Input Noise Voltage Density (Note 2)	• <sub>л</sub>	f <sub>O</sub> = 10Hz f <sub>O</sub> = 100Hz f <sub>O</sub> = 1000Hz	_	10.3 10.0 9.6	18.0 13.0 11.0	-	10.3 10.0 9.6	18.0 13.0 11.0	nV/√Hz
Input Noise Current (Noise 2)	inp-p	0.1Hz to 10Hz	· _	14	30	-	- 14	30	₽₳ <sub>₽-₽</sub>
Input Noise Current Density (Note 2)	in	f <sub>O</sub> = 10Hz f <sub>O</sub> = 100Hz f <sub>O</sub> = 1000Hz		0.32 0.14 0.12	0.80 0.23 0.17		0.32 0.14 0.12	0.80 0.23 0.17	pA/√Hz
input Resistance — Differential-Mode	R <sub>IN</sub>	(Note 3)	30	80	_	20	60	-	MΩ
Input Resistance — Common-Mode	RINCM		_	200			200	_	GN
Input Voltage Range	IVR		± 13.5	±14.0	-	± 13.5	±14.0	_	v
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13.5 V$	114	126	-	114	126		dB
Power Supply Rejection Ratio	PSRR	$V_S = \pm 3V$ to $\pm 18V$	-	4	10	-	4	10	٧/٧
Large-Signal Voltage Gain	Avo	$\begin{aligned} R_{L} &\geq 2k\Omega, \ V_{O} = \pm 10V \\ R_{L} &\geq 500\Omega, \ V_{O} = \pm 0.5V \\ V_{S} &= \pm 3V \ (\text{Note 3}) \end{aligned}$	300 150	500 500	-	200 150	500 500	<del>_</del> _	V/mV
Output Voltage Swing	vo	R <sub>L</sub> ≥ 10kΩ R <sub>L</sub> ≥ 2kΩ R <sub>L</sub> ≥ 1kΩ	± 12.0	± 13.0 ± 12.8 ± 12.0		± 12.0	± 13.0 ± 12.8 ± 12.0	-	v
Slew Rate (Note 2)	SR	$B_L \ge 2k(1)$	0.1	0.3	-	0.1	0.3	-	V/µs
Closed-Loop Bandwidth (Note 2)	BW	Avci - +1.0	0.4	0.6	_	0.4	0.6	-	MHz
Open-Loop Output Resistance	Ro	$V_0 = 0, I_0 = 0$	_	60	No.	-	60	-	11
Power Consumption	Pa	No load V <sub>S</sub> = ±3V, No load	-	90 4	120 6	-	90 4	120 6	mW
Offset Adjustment Range		$R_p = 20k()$	_	4	_		4		mV

NOTES:

 Long-term input offset voltage stability refers to the averaged trend line of V<sub>OS</sub> vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in V<sub>OS</sub> during the first 30 operating days are typically  $2.5\mu V$ . Refer to typical performance curve. 2. Sample tested.

3. Guaranteed by design.

For supply voltages less than ±22V, the absolute maximum input voltage is equal to the supply voltage.

## **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $-55^{\circ}C \le T_A \le \pm 125^{\circ}C$ , unless otherwise noted.

		-							
PARAMETER	SYMBOL	CONDITIONS	MIN	)P-05/ TYP	A MAX	MIN	ОР-05 ТҮР	MAX	UNITS
Input Offset Voltage	Vos		_	0.10	0.24	-	0.3	0.7	πV
Average Input Offset Voltage Drift Without External Trim With External Trim	TCV <sub>OS</sub> TCV <sub>OSn</sub>	(Note 2) $R_p = 20k\Omega$ (Note 3)		0.3 0.2	0.9 0,5	 	0.7 0.3	2.0 1.0	μV/°C
Input Offset Current	los		-	1.0	4.0		1.8	5.6	nA
Average Input Offset Current Drift	TCIOS	(Note 2)	-	5	25	_	8	50	pA∕°C
Input Blas Current	18		-	±1	±4		±2	±6	nA
Average Input Elias Current Drift	TCI	(Note 2)	-	8	25	_	13	50	¢A/ªC
Input Voltage Range	IVR		± 13.0	±13.5	· _	±13.0	±13.5		V
Common-Mode Rejection Ratio	CMRA	V <sub>CM</sub> = ± 13.0V	110	123		110	123		Bb
Power Supply Rejection Ratio	PSRR	V5 = ±3V 10 ± 18V	-	5	20	_	5	20	μV/V
Large-Signal Voltage Gain	Avo	$R_L \ge 2k\Omega$ , $V_Q = \pm 10V$	200	400	-	150	400	_	V/mV
Output Voltage Swing	Vo	$R_L \ge 2k(1)$	± 12.0	± 12.6	-	± 12.0	± 12.6		v

## ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$ , $T_A = 25^{\circ}$ C, unless otherwise noted.

			C	OP-05E		0	P-050	2	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
input Offset Voitage	Vos		-	0.2	0.5		0.3	1.3	m۷
Long-Term input Offset Voltage Stability	ΔV <sub>OS</sub> /Time	(Notes 1, 2)	_	0.3	1.5		0.4	2.0	۷/Мо∨µ
Input Offset Current	106			1.2	3.8		1.8	6.0	nA
Input Bias Current	1.	·	_	±1.2	±4.0		±1.8	±7.0	nA
Input Noise Voltage (Note 2)	enp-p	0.1Hz to 10Hz		0.35	0.6	-	0.38	0.65	µV <sub>p-p</sub>
Input Noise Voltage Density (Note 2)	•n	$f_0 = 10Hz$ $f_0 = 100Hz$ $f_0 = 1000Hz$		10.3 10.0 9.6	18.0 13.0 11.0	=	10.5 10.2 9.8	20.0 13.5 11.5	nV/√Hz
Input Noise Current (Note 2)	Inp-p	0.1Hz to 10Hz	**	14	30	_	15	35	pA <sub>p-p</sub>
Input Noise Current Density (Note 2)	i <sub>n</sub>	f <sub>0</sub> = 10Hz f <sub>0</sub> = 100Hz f <sub>0</sub> = 1000Hz	-	0.32 0.14 0.12	0.80 0.23 0.17	-	0.35 0.15 0.13	0.90 0.27 0.18	pA/√Hz
Input Resistance — Differential-Mode	R <sub>IN</sub>	(Note 3)	15	50	_	8	33		MΩ
Input Resistance — Common-Mode	RINCM			160	-		120	-	Gn
Input Voltage Range	IVR		± 13.5	±14.0		± 13.0	± 14.0		V
Common-Mode Rejection Ratio	CMRR	V <sub>CM</sub> =±13.5V	110	123		100	120		dB
Power Supply Rejection Ratio	PSRR	$V_{\rm S} = \pm 3 \forall$ to $\pm 18 \forall$		5	20		7	22	μV/\
Large-Signal Voltage Gain	Avo	$R_L \ge 2k\Omega$ , $V_O = \pm 10V$ $R_L \ge 500\Omega$ , $V_O = \pm 0.5V$ $V_S = \pm 3V$ (Note 3)	<b>200</b> 150	<b>500</b> 500	- -	<b>190</b> 100	<b>400</b> 400	-	V/m\
Output Voltage Swing	vo	$R_{L} \ge 10k\Omega$ $R_{L} \ge 2k\Omega$ $R_{L} \ge 1k\Omega$	±12.0	± 13.0 ± 12.8 ± 12.0	-	±11.5	± 13.0 ± 12.8 ± 12.0		V
Siew Rate (Note 2)	SR	R <sub>L</sub> = ≥ 2kΩ	0.1	0.3		0.1	0.3		یپ/∨
Closed-Loop Bandwidth	BW	A <sub>VCL</sub> = +1.0	0,4	0.6		0.4	0.6		MH
Open-Loop Output Resistance	Ro	$V_0 = 0, I_0 = 0$		60			60		!
Power Consumption	Pu	No load V <sub>S</sub> = ±3V, No load		90 4	120 6	_	95 4	150 8	Wm
Offset Adjustment Range		Rp = 20k()		4		-	4	-	m\

NOTE: See notes on previous page.

## **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $0^{\circ}C \le T_A \le +70^{\circ}C$ , unless otherwise noted.


			OP-05E			C	OP-05C		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Offset Voltage	V <sub>OS</sub>			0.25	0.6		0.35	1.6	۳V
Average Input Offset Voltage Drift Without External Trim With External Trim	TCV <sub>OS</sub> TCV <sub>OSn</sub>	(Note 2) Rp = 20k $\Omega$ (Note 3)	-	0.7 0.2	2.0 0.6	-	1.3 0.4	4.5 1.5	µ۷/°C
Input Offset Current	los		-	1.4	5.3	_	2.0	8.0	nA
Average Input Offset Current Drift	TCIOS	(Note 2)	-	8	35		12	50	pA/*C
Input Bias Current	18		_	±1.5	±5.5		±2.2	±9.0	nA
Average Input Bies Current Drift	TCIB	(Note 2)	-	13	35	-	18	50	pA/°C
Input Voltage Range	iVR		± 13.0	±13.5		± 13.0	± 13.5	_	v
Common-Mode Rejection Ratio	CMRR	V <sub>CM</sub> = ± 13.0V	107	123		97	120	-	dB
Power Supply Rejection Ratio	PSRA	$V_3 = \pm 3V$ to $\pm 18V$	-	7	32		10	51	۷/۷
Large-Signal Voltage Gain	Avo	$R_L \ge 2k\Omega$ , $V_O = \pm 10V$	180	450	_	100	400		V/mV
Output Voltage Swing	vo	R <sub>L</sub> ≥ 2kΩ	± 12.0	± 12.6	_	±11.0	± 12.6	-	v

NOTES:

1. Long-Term Input Offset Voltage Stability refers to the averaged trend line of Vos vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in  $V_{OS}$  during the first 30 operating days are typically 2.5  $\mu$ V. Refer to typical performance curve.

2. Sample tested. 3. Guaranteed by design.

## DICE CHARACTERISTICS (125° C TESTED DICE AVAILABLE)



1. BALANCE

- 2. INVERTING INPUT
- 3. NONINVERTING INPUT
- 4, ¥-
- 5. NO CONNECTION
- 6. OUTPUT 7. V+
- 8. BALANCE

**WAFER TEST LIMITS** at  $V_S = \pm 15V$ ,  $T_A = 25$  °C for OP-05N, OP-05G and OP-05GR devices;  $T_A = 125$  °C for OP-05NT and OP-05GT devices, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	OP-05NT	OP-05N	OP-05GT	OP-05G	OP-05GR	UNITS
Input Offset Voltage	Vos		0.25	0.15	0.7	0.5	1.3	mV MAX
Input Offset Current	los		4.0	2.0	5.7	3.8	6.0	nA MAX
Input Bias Current			±4	±2	±6	±4	±7	nA MAX
input Resistance Differential Mode	R <sub>IN</sub>	(Note 2)		20		15	8	ΜΩΜΙΝ
Input Voltage Range	IVR		± 13.0	±13.5	± 13.0	± 13.5	± 13.0	V MIN
Common-Mode Rejection Ratio	CMRR	$V_{CM} = \pm 13.5V \text{ at } +25^{\circ}\text{ C}$ $V_{CM} = \pm 13.0 \text{ at } +125^{\circ}\text{ C}$	110	114	110	110	100	dB MIN
Power Supply Rejection Ratio	PSRA	$V_{\rm S} = \pm 3V$ to $\pm 18V$	20	10	20	20	30	µ√/√ MAX
		$B_t = 10k\Omega$	_	± 12.5	-	± 12.5	± 12.0	
Output Voltage Swing	Vo	$R_L = 2k\Omega$	± 12.0	± 12.0	± 12.0	± 12.0	±11.5	V MIN
	Ū	R <sub>L</sub> = 1kΩ	_	± 10.5	-	± 10.5		
Large-Signal Voltage Gain	Avo	$R_L = 2k\Omega$ $V_O = \pm 10V$	200	200	150	200	120	V/mV MIN
Differential Input Voltage			±30	± <b>3</b> 0	±30	±30	±30	V MAX
Power Consumption	Pa	V <sub>OUT</sub> = 0V		120		120	150	mW MAX

#### NOTES:

1. For 25°C characteristics of NT & GT devices see N & G characteristics 2. Guaranteed by design. respectively.

Electrical tests are performed at water probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

## TYPICAL ELECTRICAL CHARACTERISTICS at $V_S = \pm 15V$ , $T_A = +25^{\circ}$ C, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	OP-05NT TYPICAL	OP-05N TYPICAL	OP-05GT TYPICAL	OP-05G TYPICAL	OP-05GR TYPICAL	UNITE
Average Input Offset Voltage Drift	TCVOS	R <sub>S</sub> ≤ 50Ω	0.3	0.3	0.7	0.7	1.2	μV/°C
Nulled Input Offset Voltage Drift	TCVOSn	$R_{S} \leq 50\Omega, R_{p} = 20k\Omega$	0.2	0.2	0.3	0.3	0.4	μ₩°C
Average Input Offset Current Drift	TCIOS		5	5	8	8	12	pA/°C
Slew Rate	SR	R <sub>L</sub> ≥ 2kΩ	0.3	0.3	0.3	0.3	0.3	¥/µ8
Closed-Loop Bandwidth	BW	AvcL=+1	0.6	0.6	0.6	0.6	0.6	MHz

## TYPICAL PERFORMANCE CHARACTERISTICS

#### TRIMMED OFFSET **VOLTAGE vs TEMPERATURE** 30 VOS TRIMMED TO <54V AT 25"C Ñ NULLING POT = 20LO TAGE 1. 07-064 09-055 ğ 3. 02-05 21 4. 09-050 OFFSET Ð 5 0 5 C 10 10 NY N ABSOLUTE -50 100 0 90

TEMPERATURE (C)

OFFSET

UNTRIMMED OFFSET VOLTAGE VS TEMPERATURE 1.0 07-860 ŝ 09.06 VOLTAGE 0, OFFSET 07-05A \_Rg = 50Ω Vg = 115V 0.01 -50 Ø 50 100

OFFSET VOLTAGE CHANGE

**DUE TO THERMAL SHOCK** 

TA = 70"C

IN 70°C OIL BATH

TIME (SEC)

MAXIMUM ERROR

**VS SOURCE RESISTANCE** 

1

SOURCE RESISTANCE ((1)

Rg

H

104

80

80 100

Π

Ш

111 12

100

SHOCK RESPON

20 48

ŝ

VOLTAGE

OFFSET 20

INPUT

z

CHANGE

**NBSOLUTE** 

٥

10

1.0

٥.

0.01

100

ž

TUPUL

REFERRED TO

ERROR

**MUMU** 

1

- 20

ð

- OP-06E

C TO 70°C

UNTRIMMED 25"C

TRIMMED O'C TO 70 C

UNTRIMMED O'C TO 7010


Vs +±15V

X


25

15

TA - 25 C




V5 = ±16V





TIME (MONTHS) TRIMMED

OFFSET VOLTAGE DRIFT




1.2








## MAXIMUM ERROR VS SOURCE RESISTANCE



## TYPICAL PERFORMANCE CHARACTERISTICS












**OP-05 LOW FREQUENCY NOISE** 




SEE NOISE TEST CIACUITI







# VOLTAGE NOISE DENSITY vs FREQUENCY




### **PSRR vs FREQUENCY**



#### CMRR vs FREQUENCY




OPEN-LOOP GAIN vs POWER SUPPLY VOLTAGE




Downloaded from Elcodis.com electronic components distributor



## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL OFFSET VOLTAGE TEST CIRCUIT



**TYPICAL LOW-FREQUENCY NOISE TEST CIRCUIT\*** 

