October 1990 Edition 6.0

DATA SHEET

MB81464-12/-15

MOS 262,144 BIT DYNAMIC RANDOM ACCESS MEMORY

65.536 x 4 Bits Dynamic Random Access Memory

The Fujitsu MB81464 is a fully decoded, dynamic random access memory organized as 65,536 words by 4 bits. The design is optimized for high speed, high performance applications such as mainframe memory, buffer memory, peripheral storage, and system memory for microprocessor units where low power dissipation and a compact layout is required.

The multiplexed row and column address inputs permit the MB81464 to be housed in standard 18-pin DIP and PLCC, or 20-pin ZIP packages. Additionally, the MB81464 offers new functional enhancements that make it more versatile than previous dynamic RAMs. The CAS-before-RAS refresh cycle provides an on-chip refresh capability. The MB81464 also features page mode which allows high speed random access of up to 256 bits within the same row.

The MB81464 uses silicon gate NMOS and Fujitsu's advanced Triple-layer Polysilicon process technology. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is used in the design, including the sense amplifiers. Clock timing requirements are non critical, and power supply tolerance is very wide. All inputs are TTL compatible.


- 65,536 x 4 DRAM organization
- Silicon-gate, Triple Poly NMOS, single transistor cell
- Row Access Time (t_{RAC}) 120 ns max. (MB 81464-12) 150 ns max. (MB 81464-15)
- Cycle Time (t_{RC})
 220 ns min. (MB 81464-12)
 260 ns min. (MB 81464-15)
- Page Cycle Time (t_{PC}) 120 ns max. (MB 81464-12) 145 ns max. (MB 81464-15)
- Single +5 V Supply, ±10% tolerance
- Low Power 358 mW max. (MB 81464-12) 314 mW max. (MB 81464-15) 27.5 mW max. (standby)


- · On-chip substrate bias generator for high performance
- All inputs/outputs are TTL compatible
- 4 ms/256 refresh cycles
- Early write or OE controlled write capacity
- CAS-before-RAS, RAS-only, Hidden refresh capability
- Read write capability
- On-chip latches for addresses and
- Compatible with µPD41254, HM50464, and TM4464
- Standard 18-Pin Plastic Packages: DIP (MB81464-XXP) PLCC (MB81464-XXPV) Standard 20-Pin Plastic Package: ZIP (MB81464-XXPSZ) Standard 18-Pin Ceramic Package: DIP (MB81464-XXC) Metal Seal

Absolute Maximum Ratings

Parameter Voltage at any pin relative to V _{SS}		Symbol	Value	Unit V	
		V _{IN} , V _{OUT}	-1 to +7		
Voltage of V _{CC} supply relati	ive to V _{SS}	Vcc	-1 to +7	٧	
Storage Temperature	Ceramic	Tstg	-55 to +150	°C	
• .	Plastic	Ī	-55 to +125		
Power Dissipation		PD	1.0	W	
Short Circuit Output Current		-	50	mA	


Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Copyright © 1990 by FUJITSU LIMITED and Fujitsu Microelectronics, Inc.



CAPACITANCE (TA = 25°C)

Parameter	Comb1	Va	l limin	
	Symbol	Тур	Max	Unit
Input Capacitance A ₀ to A ₇	C _{IN1}	_	7	pF
nput Capacitanct RAS, CAS, WE, OE	C _{IN2}		10	pF
Data I/O Capacitance (DQ1 to DQ4)	Сра	_	7	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

	Symbol	Value			Unit	Operating	
Parameter		Min	Тур	Max	Oilit	Temperature	
Supply Voltage	V _{cc}	4.5	5.0	5.5	V		
	V _{SS}	0	0	0	V		
Input High Voltage, all inputs	V _{IH}	2.4	_	6.5	V	0°C to 70°C	
Input Low Voltage, all inputs except DQ	V _{IL}	-2.0	_	0.8	V		
Input Low Voltage, DQ	V _{ILD*}	-1.0	_	0.8	V		

^{*} The device will withstand undershoots to the -2.0 V level with a maximum pulse width of 20 ns at the -1.5 V level.

DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Parameter		Symbol		Unit		
			Min	Тур	Max	Ont
OPERATING CURRENT*	MB 81464-12				65	m A
Average Power Supply Current (RAS, CAS cycling; t _{RC} = min)	MB 81464-15	l _{CC1}			57	,, \
STANDBY CURRENT Power Supply Current (RAS = CAS = V _{IH})		I _{CC2}			5.0	mA
REFRESH CURRENT 1*	MB 81464-12				55	mA
Average Power Supply Current $(\overline{CAS} = V_{IH}, \overline{RAS} \text{ cycling}; t_{RC} = \min)$	MB 81464-15	CC3			50	
PAGE MODE CURRENT* Average Power Supply Current (RAS = V _{1L} , CAS = cycling; t _{PC} = min)	MB 81464-12	I _{CC4}			35	mA
	MB 81464-15				30	
REFRESH CURRENT 2*	MB 81464-12	- I _{CC5}			60	- mA
Average Power Supply Current (CAS-before-RAS; t _{RC} = min)	MB 81464-15				55	
INPUT LEAKAGE CURRENT any input $(0V \le V_{IN} \le 5.5V, 4.5V \le V_{CC} \le 5.5V, V_{SS} = 0V,$ all other pins not under test = 0V)		l _{I(L)}	-10		10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is disabled, $0 \text{ V} \leq V_{OUT} \leq 5.5 \text{ V}$)		I _{DQ(L)}	-10		10	μА
OUTPUT LEVEL Output High Voltage (I _{OH} = -5 mA)		V _{он}	2.4			٧
OUTPUT LEVEL Output Low Voltage (L _{OL} = 4.2 mA)		VoL			0.4	V

^{*:} I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is dependent on input low voltage level $V_{\rm ILD}$, $V_{\rm ILD} >$ -0.5 V.

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) NOTES 1.2.3

(At recommended operating conditions uni	NOTES 1,2					
Parameter NOTES	Symbol	MB 81464-12		MB 81464-15		
Talameter NOTES		Min	Max	Min	Max	Uni
Time between Refresh	tREF		4		4	ms
Random Read/Write Cycle Time	t _{RC}	220		260		ns
Read-Modify-Write Cycle Time	t _{RWC}	305		345		ns
Page Mode Cycle Time	t _{PC}	120		145		ns
Page Mode Read-Modify-Write Cycle Time	t _{PRWC}	195		225		ns
Access Time from RAS 4 6	tRAC		120		150	ns
Access Time from CAS 5 6	t _{CAC}		60		75	ns
Output Buffer Turn Off Delay	t _{OFF}	0	25	0	30	ns
Transition Time	t _T	3	50	3	50	ns
RAS Precharge Time	t _{RP}	90		100	<u> </u>	ns
RAS Pulse Width	tRAS	120	100000	150	100000	ns
RAS Hold Time	t _{RSH}	60		75		ns
CAS Precharge Time (Page mode only)	t _{CP}	50		60		ns
CAS Precharge Time (All cycles except page mode)	t _{CPN}	32		35		ns
CAS Pulse Width	t _{CAS}	60	100000	75	100000	ns
CAS Hold Time	t _{CSH}	120		150		ns
RAS to CAS Delay Time 78	taco	22	60	25	75	ns
CAS to RAS Set Up Time	t _{CRS}	10		10		ns
Row Address Set Up Time	t _{ASR}	0		0		ns
Row Address Hold Time	t _{RAH}	12		15		ns
Column Address Set Up Time	t _{ASC}	0		0		ns
Column Address Hold Time	t _{CAH}	20		25		ns
Read Command Set Up Time	t _{RCS}	0		0		ns
Read Command Hold Time Referenced to RAS	t _{RRH}	15		20		ns
Read Command Hold Time Referenced to CAS	t _{BCH}	0		0		ns
Write Command Set Up Time	twcs	-5		-5		ns
Write Command Hold Time	twcH	30		35		ns
Write Command Pulse Width	t _{WP}	30		35		ns
Write Command to RAS Lead Time 10	t _{RWL}	40		45		ns

T-46-23-17

AC CHARACTERISTICS (cont'd)


(At recommended operating conditions unless otherwise noted.)


Parameter (Waster)	Symbol	MB 81464-12		MB 81464-15		
Parameter NOTES	Symbol	Min	Max	Min	Max	Unit
Write Command to CAS Lead Time 10	t _{CWL}	40		45		ns
Data In Set Up Time	tos	0		0		ns
Data In Hold Time	toH	30		35		ns
Access Time from OE	t _{OEA}		30		40	ns
OE to Data In Delay Time	toed	25		30		ns
Output Buffer Turn Off Delay from OE	toez	О	25	0	30	ns
OE Hold Time Referenced to WE	t _{OEH}	0		0		ns
CAS Set Up Time Referenced to RAS (CAS-before-RAS refresh)	t _{FCS}	20		20		ns
CAS Hold Time Referenced to RAS (CAS-before-RAS refresh)	t _{FCH}	25		30		ns
RAS Precharge to CAS Hold Time (Refresh cycles)	t _{RPC}	10		10		ns
CAS Precharge Time (CAS-before-RAS cycles)	t _{CPR}	30		30		ns
OE to RAS in active Set Up Time	toes	0		0		ns
D _{IN} to CAS Delay Time	t _{DZC}	0		0		ns
D _{IN} to $\overline{\text{OE}}$ Delay Time	t _{DZO}	0		0		ns
Refresh Counter Test Cycle Time 12	t _{RTC}	430		505		пѕ
Refresh Counter Test Cycle RAS Pulse Width	t _{TRAS}	330	10000	395	10000	ns
Refresh Counter Test CAS Precharge Time	^t CPT	60		70 /		ns


Notes:


- An initial pause of 200µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- 2 AC characteristics assume $t_T = 5$ ns.
- 3 VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH (min) and VIL (max).
- Assumes that $t_{RCD} \le t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increase by the amount that t_{RCD} exceeds the value shown.
- 5 Assumes that $t_{RCD} \ge t_{RCD}$ (max).

- Measured with a load equivalent to 2 TTL loads and 100 pF.
- Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if tRCD is greater than the specified t_{BCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- t_{RCD} (min) = t_{RAH} (min) + $2t_T$ (t_T = 5 ns) + t_{ASC} (min)
- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- twcs is not restrictive operating parameter. It is included in the data sheet as electrical characteristics only. Even if twcs ≤ twcs(min), the write cycle can be excuted by satisfying t_{RWL} or t_{CWL} specification.
- Either t_{DZC} or t_{DRO} must be satisfied for all cycles.
- 12 Refresh Counter Test Cycle only.













Note: 1) When \overline{OE} is kept high through a cycle, the DQ pins are kept high-Z state.







Note: 1) When \overline{OE} is kept high through a cycle, the DQ pins are kept high-Z state.









Refresh Counter Test Cycle t_{RTC} ·tTRAS BAS ۷., ~ [†]FCS tesh V_{1H} CAS V_{1L}tcah. ADDRESSES **COLUMN ADDRESS** -tcwL+ ^tRCS WE -twptos. -t_{DH}-DΩ . VALID DATA IN (INPUT) TOED t_{CAC} DO HIGH-Z HIGH-Z (OUTPUT) Vol-^tOEH ^tDZO ŌE Don't Care

DESCRIPTION

Address Inputs:

A total of sixteen binary input address bits are required to decode parallel 4 bits of 262,144 storage cell locations within the MB 81464.

Eight row-address bits are established on the input pins (A_0 through A_7) and latched with the Row Address Strobe (\overline{RAS}). The eight column-address bits are established on the input pins (A_0 through A_7) and latched with the Column Address Strobe (\overline{CAS}).

The row and column address inputs must be stable on or before the falling edge of RAS and CAS, respectively. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable.

The read mode or write mode is selected with the Write Enable (WE) input. A high on WE selects read mode and low selects write mode. The data inputs are disabled when the read mode is selected. When WE goes low prior to CAS, dataouts will remain in the high-impedance state allowing a write cycle.

Data Pins:

Data Inputs;

Data are written during a write or readmodify-write cycle. The later falling edge of \overline{CAS} or \overline{WE} strobes data into the on-chip data latches. In an early-write cycle, \overline{WE} is brought low prior to \overline{CAS} and the data is strobed by \overline{CAS} with setup and hold times referenced to \overline{CAS} . In a read-modify-write cycle, thus the data will be strobed by \overline{WE} with set-up and hold times referenced to \overline{WE} .

In a read-modify-write cycle, OE must

be low after t_{DZO} to change the data pins from input mode to output mode and then \overline{OE} must be changed to low before t_{OED} to return the data pins to input mode. In an early write cycle, data pins are in input mode regardless of the status of \overline{OE} .

Data Outputs;

The three-state output buffers provide direct TTL compatibility with a fan out of two standard TTL loads. Data-out are the same polarity as data-in. The outputs are in the high-impedance state until $\overline{\text{CAS}}$ is brought low. In a read cycle, the outputs go active after the access time interval t_{RAC} and t_{OEA} are satisfied. The outputs become valid after the access time has elapsed and remain valid while $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ are low. In a read operation, either $\overline{\text{OE}}$ or $\overline{\text{CAS}}$ returning high brings the outputs into the high impedance state.

Output Enable:

The \overline{OE} controls the impedance of the output buffers. In the high state on \overline{OE} , the output buffers are high impedance state. In the low state on \overline{OE} , the output buffers are low impedance state. But in early write cycle, the output buffers are in high impedance state even if \overline{OE} is low. In the page mode read cycle, \overline{OE} can be allowed low through the cycle. In the page mode early write cycle, \overline{OE} can be allowed high throughout the cycle. In the page mode readmodify-write or delayed write cycle, \overline{OE} must be changed from low to high with t_{OED} .

Page Mode:

Page Mode operation permits strobing the row-address into the MB 81464 while maintaining RAS at a low throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the falling edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh;

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses $\{A_0 \text{ through } A_7\}$ at least every four milliseconds.

The MB 81464 offeres the following three types of refresh.

RAS-Only Refresh:

RAS-only refresh avoids any output during refresh because the output buffuers are in the high impedance state unless CAS is brought low. Strobing

each of 256 row-addresses with \overline{RAS} will cause all bits in each row to be refreshed.

Further RAS-only refresh results in a substantial reduction in power dissipation.

CAS-before-RAS Refresh;

CAS-before-RAS refreshing available on the MB 81464 offers an alternate refresh method. If CAS is held low for the specified period (t_{FCS}) before RAS goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and a internal refresh operation takes place.

After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS-before-RAS refresh operation.

Hidden Refresh:

Hidden refresh cycle may take place while maintaining latest valid data at the output by extending \overline{CAS} active time.

In MB 81464, hidden refresh means CAS-before RAS refresh and the internal refresh addresses from the counter are used to refresh addresses i.e., it doesn't need to apply refresh addresses, because CAS is always low when RAS goes to low in the cycle.

CAS-before-RAS Refresh Counter Test Cycle:

A special timing sequence using CAS-before-RAS counter test cycle provides a convenient method of verifying the functionality of CAS-before-RAS refresh activated circuitry. After the CAS-before-RAS refresh operation, if


CAS goes to high and goes to low again while RAS is held low, the read and write operation are enabled. This is shown in the CAS-before-RAS counter test cycle timing diagram. A memory cell address, consisting of a row address (9 bits) and a column address (9 bits), to be accessed can be defined as follows:

- *A ROW ADDRESS All bits are defined by the refresh counter.
- *A COLUMN ADDRESS -- All the bits A₀ to A₇ are defined by latching levels on A₀ to A₇ at the second falling edge of CAS.

Suggested CAS-before-RAS Counter Test Procedure

The timing, as shown in the CAS-before-RAS Counter Test Cycle, is used for the following operations:


- Initialize the internal refresh address counter by using eight CAS-before-RAS refresh cycles.
- 2) Throughout the test, use the same column address.
- Write "low" to all 256 row address on the same column address by using normal early write cycles.
- 4) Read "low" written in step 3) and check, and simultaneously write "high" to the same address by using internal refresh counter test cycles. This step is repeated 256 times, with the addresses being generated by internal refresh address counter.
- Read "high" written in step 4) and check by using normal read cycle for all 256 locations.
- 6) Complement the test pattern and repeat step 3), 4) and 5).



MB81464-12 MB81464-15

TYPICAL CHARACTERISTICS CURVES

Fig. 3 - NORMALIZED ACCESS TIME vs. SUPPLY VOLTAGE






Fig. 7 — OPERATING CURRENT vs. AMBIENT TEMPERATURE




Fig. 4 - NORMALIZED ACCESS TIME




Fig. 6 - OPERATING CURRENT vs. SUPPLY VOLTAGE







Fig. 8 - STANDBY CURRENT vs. SUPPLY VOLTAGE



MB81464-12












Fig. 10 - REFRESH CURRENT 1









1-108

MB81464-15

vs. CYCLE RATE

47E

MB81464-12 MB81464-15

Fig. 15 - REFRESH CURRENT 2 vs. SUPPLY VOLTAGE




Fig. 17 - ADDRESS AND DATA INPUT VOLTAGE vs. AMBIENT TEMPERATURE




Fig. 19 - RAS, CAS, WE AND OF INPUT VOLTAGE vs. AMBIENT TEMPERATURE




Fig. 16 - ADDRESS AND DATA INPUT VOLTAGE vs. SUPPLY VOLTAGE




Fig. 18 - RAS, CAS, WE AND OF INPUT VOLTAGE vs. SUPPLY VOLTAGE








Fig. 20 - ACCESS TIME vs. LOAD CAPACITANCE




MB81464-12 MB81464-15










T-46-23-17

MB81464-12 MB81464-15


PACKAGE DIMENSIONS

(Suffix: -P)




PACKAGE DIMENSIONS


(Suffix: -PD)



PACKAGE DIMENSIONS







PACKAGE DIMENSIONS

