

# M5M44260CJ,TP-5,-6,-7, -5S,-6S,-7S

FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM

**DESCRIPTION**

This is a family of 262144-word by 16-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer metalization process technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities. Self or extended refresh current is small enough for battery back-up application.

This device has 2CAS and 1W terminals with a refresh cycle of 512 cycles every 8.2ms.

**FEATURES**

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M44260CXX-5,-5S	50	13	25	13	90	625
M5M44260CXX-6,-6S	60	15	30	15	110	550
M5M44260CXX-7,-7S	70	20	35	20	130	475

XX=J,TP


- Standard 40pin SOJ, 44 pin TSOP (II)
  - Single 5V±10% supply
  - Low stand-by power dissipation
    - CMOS Input level ----- 5.5mW (Max)
    - CMOS Input level ----- 550μW (Max) \*
  - Operating power dissipation
    - M5M44260Cxx-5,-5S ----- 688mW (Max)
    - M5M44260Cxx-6,-6S ----- 605mW (Max)
    - M5M44260Cxx-7,-7S ----- 523mW (Max)
  - Self refresh capability \*
    - Self refresh current ----- 150μA (Max)
  - Extended refresh capability
    - Extended refresh current ----- 150μA (Max)
  - Fast-page mode (512-column random access), Read-modify-write, RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities.
  - Early-write mode, LCAS / UCAS and OE to control output buffer impedance
  - 512 refresh cycles every 8.2ms (A0~A8)
  - 512 refresh cycles every 128ms (A0~A8) \*
  - Byte or word control for Read/Write operation (2CAS, 1W type)
- \* : Applicable to self refresh version (M5M44260CJ,TP-5S,-6S,-7S : option) only

**APPLICATION**


Microcomputer memory, Refresh memory for CRT

**PIN DESCRIPTION**

Pin name	Function
A0~A8	Address inputs
DQ1~DQ16	Data inputs / outputs
RAS	Row address strobe input
LCAS	Lower byte control column address strobe input
UCAS	Upper byte control column address strobe input
W	Write control input
OE	Output enable input
Vcc	Power supply (+5V)
Vss	Ground (0V)

**PIN CONFIGURATION (TOP VIEW)**

Outline 40P0K (400mil SOJ)



Outline 44P3W-R (400mil TSOP Nomal Bend)

NC: NO CONNECTION

**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****FUNCTION**


In addition to normal read/write and read-modify-write operations the M5M44260CJ, TP provides a number of other functions, e.g.,

fast page mode,  $\overline{\text{RAS}}$ -only refresh and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs								Input/Output	Refresh	Remark
	RAS	LCAS	UCAS	$\overline{W}$	$\overline{OE}$	Row address	Column address	DQ1~DQ8	DQ9~DQ16		
Lower byte read	ACT	ACT	NAC	NAC	ACT	APD	APD	DOUT	OPN	YES	Fast page mode identical
Upper byte read	ACT	NAC	ACT	NAC	ACT	APD	APD	OPN	DOUT	YES	
Word read	ACT	ACT	ACT	NAC	ACT	APD	APD	DOUT	DOUT	YES	
Lower byte write	ACT	ACT	NAC	ACT	NAC	APD	APD	DIN	DNC	YES	
Upper byte write	ACT	NAC	ACT	ACT	NAC	APD	APD	DNC	DIN	YES	
Word write	ACT	ACT	ACT	ACT	NAC	APD	APD	DIN	DIN	YES	
RAS only refresh	ACT	NAC	NAC	DNC	DNC	APD	DNC	OPN	OPN	YES	
Hidden refresh	ACT	ACT	ACT	DNC	ACT	DNC	DNC	DOUT	DOUT	YES	
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (Extended *) refresh	ACT	ACT	ACT	DNC	DNC	DNC	DNC	OPN	OPN	YES	
Self refresh *	ACT	ACT	ACT	DNC	DNC	DNC	DNC	OPN	OPN	YES	
Stand-by	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	OPN	No	

Note : ACT : active, NAC : nonactive, DNC : don't care, OPN : open

**BLOCK DIAGRAM**

**M5M44260CJ,TP-5,-6,-7,-5S,-6S,-7S****FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to Vss	-1~7	V
Vi	Input voltage		-1~7	V
Vo	Output voltage		-1~7	V
Io	Output current		50	mA
Pd	Power dissipation	Ta=25°C	1000	mW
Topr	Operating temperature		0~70	°C
Tstg	Storage temperature		-65~150	°C

**RECOMMENDED OPERATING CONDITIONS** (Ta=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	4.5	5.0	5.5	V
Vss	Supply voltage	0	0	0	V
ViH	High-level input voltage, all inputs	2.4		6.0	V
ViL	Low-level input voltage, all inputs	-0.5 **		0.8	V

Note 1 : All voltage values are with respect to Vss.

\*\* : ViL(min) is -2.0V when pulse width is less than 25ns. (Pulse width is with respect to Vss.)

**ELECTRICAL CHARACTERISTICS** (Ta=0~70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions			Limits			Unit
					Min	Typ	Max	
VOH	High-level output voltage	IOH=-5mA		2.4		Vcc	V	
VOL	Low-level output voltage	IOL=4.2mA		0		0.4	V	
Ioz	Off-state output current	Q floating 0V VOUT 5.5V		-10		10	μA	
II	Input current	0V VIN +6.0V, Other inputs pins=0V		-10		10	μA	
ICC1(AV)	Average supply current from Vcc, operating (Note 3,4,5)	<b>M5M44260C-5,-5S</b> <b>M5M44260C-6,-6S</b> <b>M5M44260C-7,-7S</b>	RAS, CAS cycling tRC=tWC=min. output open			125	mA	
						110		
						95		
ICC2	Supply current from Vcc, stand-by (Note 6)		RAS= $\overline{\text{CAS}} = \text{ViH}$ , output open			2	mA	
			RAS= $\overline{\text{CAS}}$ Vcc -0.5V output open			1.0		
						0.1 *		
ICC3(AV)	Average supply current from Vcc, RAS only refresh mode (Note 3,5)	<b>M5M44260C-5,-5S</b> <b>M5M44260C-6,-6S</b> <b>M5M44260C-7,-7S</b>	RAS cycling, $\overline{\text{CAS}} = \text{ViH}$ tRC=min. output open			125	mA	
						110		
						95		
ICC4(AV)	Average supply current from Vcc Fast page mode (Note 3,4,5)	<b>M5M44260C-5,-5S</b> <b>M5M44260C-6,-6S</b> <b>M5M44260C-7,-7S</b>	RAS= $\overline{\text{ViL}}$ , $\overline{\text{CAS}}$ cycling tPC=min. output open			125	mA	
						110		
						95		
ICC6(AV)	Average supply current from Vcc $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode (Note 3,5)	<b>M5M44260C-5,-5S</b> <b>M5M44260C-6,-6S</b> <b>M5M44260C-7,-7S</b>	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycling tRC=min. output open			115	mA	
						100		
						85		
ICC8(AV)*	Average supply current from Vcc Extended-refresh mode (Note 6)		RAS cycling $\overline{\text{CAS}} = 0.2V$ or $\overline{\text{CAS}}$ before RAS refresh cycling $\overline{\text{RAS}} = 0.2V$ or $Vcc-0.2V$ $\overline{\text{CAS}} = 0.2V$ or $Vcc-0.2V$ $\overline{\text{W}} = 0.2V$ or $Vcc-0.2V$ $\overline{\text{OE}} = 0.2V$ or $Vcc-0.2V$ $\overline{\text{A0-A8}} = 0.2V$ or $Vcc-0.2V$ , $\overline{\text{DQ}}=\text{open}$ $tRC=250\mu s$ , $tRAS=tRAS$ min~1μs			150	μA	
ICC9(AV)*	Average supply current from Vcc Self-refresh mode (Note 6)		RAS= $\overline{\text{CAS}}$ 0.2V output open			150	μA	

Note 2: Current flowing into an IC is positive, out is negative.

3: ICC1 (AV), ICC3 (AV), ICC4 (AV), and ICC6 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: ICC1 (AV) and ICC4 (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while  $\overline{\text{RAS}}=\text{ViL}$  and  $\overline{\text{CAS}}=\text{ViH}$ .

**M5M44260CJ,TP-5,-6,-7,-5S,-6S,-7S****FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**

**CAPACITANCE** ( $T_a=0\sim70^\circ C$ ,  $V_{cc}=5V\pm10\%$ ,  $V_{ss}=0V$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_I(A)$	Input capacitance, address inputs	$V_i=V_{ss}$ $f=1MHz$ $V_i=25mVRms$			5	pF
$C_I(CLK)$	Input capacitance, clock inputs				7	pF
$C_{I/O}$	Input/Output capacitance, data ports				7	pF

**SWITCHING CHARACTERISTICS** ( $T_a=0\sim70^\circ C$ ,  $V_{cc}=5V\pm10\%$ ,  $V_{ss}=0V$ , unless otherwise noted, see notes 6,13,14)

Symbol	Parameter	Limits						Unit
		M5M44260C-5,-5S		M5M44260C-6,-6S		M5M44260C-7,-7S		
Min	Max	Min	Max	Min	Max	Min	Max	
$t_{CAC}$	Access time from $\overline{CAS}$ (Note 7,8)		13		15		20	ns
$t_{RAC}$	Access time from $\overline{RAS}$ (Note 7,9)		50		60		70	ns
$t_{AA}$	Column address access time (Note 7,10)		25		30		35	ns
$t_{CPA}$	Access time from $\overline{CAS}$ precharge (Note 7,11)		30		35		40	ns
$t_{OE_A}$	Access time from $\overline{OE}$ (Note 7)		13		15		20	ns
$t_{CLZ}$	Output low impedance time from $\overline{CAS}$ low (Note 7)	5		5		5		ns
$t_{OFF}$	Output disable time after $\overline{CAS}$ high (Note 12)		13		15		20	ns
$t_{OEZ}$	Output disable time after $\overline{OE}$ high (Note 12)		13		15		20	ns

Note 6: An initial pause of 500  $\mu s$  is required after power-up followed by a minimum of eight initialization cycles ( $\overline{RAS}$ -only refresh or  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles).

Note the  $\overline{RAS}$  may be cycled during the initial pause. And 8 initialization cycles are required after prolonged periods (greater than 8.2ms) of  $\overline{RAS}$  inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 2TTL loads and 100pF.

8: Assumes that  $t_{RCD} = t_{RCD(max)}$  and  $t_{ASC} = t_{ASC(max)}$ .

9: Assumes that  $t_{RCD} = t_{RCD(max)}$  and  $t_{RAD} = t_{RAD(max)}$ . If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by amount that  $t_{RCD}$  exceeds the value shown.

10: Assumes that  $t_{RAD} = t_{RAD(max)}$  and  $t_{ASC} = t_{ASC(max)}$ .

11: Assumes that  $t_{CP} = t_{CP(max)}$  and  $t_{ASC} = t_{ASC(max)}$ .

12:  $t_{OFF(max)}$  and  $t_{OEZ(max)}$  defines the time at which the output achieves the high impedance state ( $|I_{OUT}| \leq 10 \mu A$ ) and is not reference to  $V_{OH(min)}$  or  $V_{OL(max)}$ .

**M5M44260CJ,TP-5,-6,-7,-5S,-6S,-7S****FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh and Fast-Page Mode Cycles)**

(Ta=0~70°C, Vcc=5V±10%, Vss=0V, unless otherwise noted, see notes 6,13,14)

Symbol	Parameter	Limits						Unit	
		M5M44260C-5,-5S		M5M44260C-6,-6S		M5M44260C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tREF	Refresh cycle time		8.2		8.2		8.2	ms	
tREF	Refresh cycle time *		128		128		128	ms	
tRP	RAS high pulse width	30		40		50		ns	
tRCD	Delay time, RAS low to CAS low (Note 15)	18	37	20	45	20	50	ns	
tCRP	Delay time, CAS high to RAS low	5		5		5		ns	
tRPC	Delay time, RAS high to CAS low	0		0		0		ns	
tCPN	CAS high pulse width	10		10		10		ns	
tRAD	Column address delay time from RAS low (Note 16)	13	25	15	30	15	35	ns	
tASR	Row address setup time before RAS low	0		0		0		ns	
tASC	Column address setup time before CAS low (Note 17)	0	7	0	10	0	10	ns	
tRAH	Row address hold time after RAS low	8		10		10		ns	
tCAH	Column address hold time after CAS low	13		15		15		ns	
tdZC	Delay time, data to CAS low (Note 18)	0		0		0		ns	
tdZO	Delay time, data to OE low (Note 18)	0		0		0		ns	
tcDD	Delay time, CAS high to data (Note 19)	13		15		20		ns	
tODD	Delay time, OE high to data (Note 19)	13		15		20		ns	
tt	Transition time (Note 20)	1	50	1	50	1	50	ns	

Note 13: The timing requirements are assumed  $tt = 5\text{ns}$ .

14: VIH(min) and Vil(max) are reference levels for measuring timing of input signals.

15: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is controlled exclusively by tcAC or tAA.

16: tRAD(max) is specified as a reference point only. If tRAD &gt; tRAD(max) and tASC &gt; tASC(max), access time is controlled exclusively by tAA.

17: tASC(max) is specified as a reference point only. If tRCD &gt; tRCD(max) and tASC &gt; tASC(max), access time is controlled exclusively by tcAC.

18: Either tdZC or tdZO must be satisfied.

19: Either tcDD or tODD must be satisfied.

20: tt is measured between VIH(min) and Vil(max).

**Read and Refresh Cycles**

Symbol	Parameter	Limits						Unit	
		M5M44260C-5,-5S		M5M44260C-6,-6S		M5M44260C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tRC	Read cycle time	90		110		130		ns	
trAS	RAS low pulse width	50	10000	60	10000	70	10000	ns	
tcAS	CAS low pulse width	13	10000	15	10000	20	10000	ns	
tCSH	CAS hold time after RAS low	50		60		70		ns	
trSH	RAS hold time after CAS low	13		15		20		ns	
trCS	Read setup time before CAS low	0		0		0		ns	
trCH	Read hold time after CAS high (Note 21)	0		0		0		ns	
trRH	Read hold time after RAS high (Note 21)	0		0		0		ns	
trAL	Column address to RAS hold time	25		30		35		ns	
toCH	CAS hold time after OE low	13		15		20		ns	
torH	RAS hold time after OE low	13		15		20		ns	

Note 21: Either trCH or trRH must be satisfied for a read cycle.

**M5M44260CJ,TP-5,-6,-7,-5S,-6S,-7S****FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Write Cycle (Early Write and Delayed Write)**

Symbol	Parameter	Limits						Unit	
		M5M44260C-5,-5S		M5M44260C-6,-6S		M5M44260C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tWC	Write cycle time	90		110		130		ns	
tRAS	RAS low pulse width	50	10000	60	10000	70	10000	ns	
tCAS	CAS low pulse width	13	10000	15	10000	20	10000	ns	
tCSH	CAS hold time after RAS low	50		60		70		ns	
tRSH	RAS hold time after CAS low	13		15		20		ns	
tWCS	Write setup time before CAS low (Note 23)	0		0		0		ns	
tWCH	Write hold time after CAS low	8		10		15		ns	
tCWL	CAS hold time after W low	13		15		20		ns	
tRWL	RAS hold time after W low	13		15		20		ns	
tWP	Write pulse width	8		10		15		ns	
tDS	Data setup time before CAS low or W low	0		0		0		ns	
tDH	Data hold time after CAS low or W low	8		10		15		ns	
tOEH	OE hold time after W low	13		15		20		ns	

**Read-Write and Read-Modify-Write Cycles**

Symbol	Parameter	Limits						Unit	
		M5M44260C-5,-5S		M5M44260C-6,-6S		M5M44260C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tRWC	Read write/read modify write cycle time (Note 22)	126		150		180		ns	
tRAS	RAS low pulse width	86	10000	100	10000	120	10000	ns	
tCAS	CAS low pulse width	49	10000	55	10000	70	10000	ns	
tCSH	CAS hold time after RAS low	86		100		120		ns	
tRSH	RAS hold time after CAS low	49		55		70		ns	
tRCS	Read setup time before CAS low	0		0		0		ns	
tCWD	Delay time, CAS low to W low (Note 23)	31		35		45		ns	
tRWD	Delay time, RAS low to W low (Note 23)	68		80		95		ns	
tAWD	Delay time, address to W low (Note 23)	43		50		60		ns	
tCWL	CAS hold time after W low	13		15		20		ns	
tRWL	RAS hold time after W low	13		15		20		ns	
tWP	Write pulse width	8		10		15		ns	
tDS	Data setup time before CAS low or W low	0		0		0		ns	
tDH	Data hold time after CAS low or W low	8		10		15		ns	
tOEH	OE hold time after W low	13		15		20		ns	

Note 22: tRWC is specified as tRWC(min)=tRAC(max)+tODD(min)+tRWL(min)+tRP(min)+4tT.

23: tWCS, tCWD, tRWD and tAWD and tCPWD are specified as reference points only. If tWCS(tWCS(min)) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If tCWD(tCWD(min)), tRWD(tRWD(min)), tAWD(tAWD(min)) and tCPWD(tCPWD(min)) (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address.

If neither of the above condition (delayed write) of the DQ (at access time and until CAS or OE goes back to Vih) is indeterminate.

**M5M44260CJ,TP-5,-6,-7,-5S,-6S,-7S****FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Fast-Page Mode Cycle (Read, Early Write, Read -Write, Read-Modify-Write Cycle)** (Note 24)

Symbol	Parameter	Limits						Unit	
		M5M44260C-5,-5S		M5M44260C-6,-6S		M5M44260C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tPC	Fast page mode read/write cycle time	35		40		45		ns	
tPRWC	Fast page mode read write/read modify write cycle time	71		80		95		ns	
tRAS	$\overline{\text{RAS}}$ low pulse width for read or write cycle (Note 25)	85	100000	100	100000	115	100000	ns	
tCP	CAS high pulse width (Note 26)	8	12	10	15	10	15	ns	
tCPRH	$\overline{\text{RAS}}$ hold time after CAS precharge	30		35		40		ns	
tCPWD	Delay time, CAS precharge to $\overline{W}$ low (Note 23)	48		55		65		ns	

Note 24: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

25: tRAS(min) is specified as two cycles of CAS input are performed.

26: tCP(max) is specified as a reference point only.


**CAS before RAS Refresh Cycle, Extended Refresh Cycle \*** (Note 27)

Symbol	Parameter	Limits						Unit	
		M5M44260C-5,-5S		M5M44260C-6,-6S		M5M44260C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tCSR	$\overline{\text{CAS}}$ setup time before $\overline{\text{RAS}}$ low	5		5		5		ns	
tCHR	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	10		10		15		ns	
tCAS	$\overline{\text{CAS}}$ low pulse width	20		20		25		ns	

Note 27: Eight or more  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycles instead of eight  $\overline{\text{RAS}}$  cycles are necessary for proper operation of  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh mode.

**Self Refresh Cycle \*** (Note 28)


Symbol	Parameter	Limits						Unit	
		M5M44260C-5,-5S		M5M44260C-6,-6S		M5M44260C-7,-7S			
		Min	Max	Min	Max	Min	Max		
tRASS	CBR self refresh $\overline{\text{RAS}}$ low pulse width	100		100		100		$\mu\text{s}$	
tRPS	CBR self refresh $\overline{\text{RAS}}$ high precharge time	90		110		130		ns	
tCHS	CBR self refresh $\overline{\text{CAS}}$ hold time	-50		-50		-50		ns	


**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**
**Timing Diagrams** (Note 29)  
**Read Cycle**



Note 29


Indicates the don't care input.  
 VIH(min) VIH(max) or VIL(min) VIL(max)


Indicates the invalid output.


**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Byte Read Cycle**


**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Write Cycle (Early write)**


**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Byte Write Cycle (Early write)**


**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Write Cycle (Delayed write)**


**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Byte Write Cycle (Delayed write)**

**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Read-Write, Read-Modify-Write Cycle**


**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Byte Read-Write, Read-Modify-Write Cycle**

**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****RAS-only Refresh Cycle**

**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****CAS before RAS Refresh Cycle, Extended Refresh Cycle \***


**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Hidden Refresh Cycle (Read)** (Note 30)


Note 30: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.  
 Timing requirements and output state are the same as that of each cycle described above.

**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Fast Page Mode Read Cycle**

## **FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**


## **Fast Page Mode Byte Read Cycle**





**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Fast Page Mode Write Cycle (Early Write)**


## **FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**


## **Fast Page Mode Byte Write Cycle (Early Write)**




**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Fast-Page Mode Write Cycle (Delayed Write)**

**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Fast-Page Mode Byte Write Cycle (Delayed Write)**

**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Fast Page Mode Read-Write, Read-Modify-Write Cycle**

**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Fast Page Mode Byte Read-Write, Read-Modify-Write Cycle**

**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM****Self Refresh Cycle \* (Note28)**


**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**

Note 28 : Self refresh sequence

Two refreshing methods should be used properly depending on the low pulse width (tRASS) of  $\overline{\text{RAS}}$  signal during self refresh period.

### 1. Distributed refresh during Read/Write operation


#### (A) Timing Diagram



**Table 2**

Read / Write Cycle	Read / Write → Self Refresh	Self Refresh → Read / Write
CBR distributed refresh	tNSD 250μs	tsND 250μs
RAS only distributed refresh	tNSD 16μs	tsND 16μs

#### (B) Definition of distributed refresh



#### Definition of CBR distributed refresh

##### (Including extended refresh)

The CBR distributed refresh performs more than 512 constant period (250μs max.) CBR cycles within 128 ms.

#### Definition of $\overline{\text{RAS}}$ only distributed refresh

All combinations of nine row address signals ( $A_0 \sim A_8$ ) are selected during 512 constant period (16μs max.)  $\overline{\text{RAS}}$  only refresh cycles within 8.2 ms.

#### Note:

Hidden refresh may be used instead of CBR refresh.

RAS/CAS refresh may be used instead of RAS only refresh.

#### 1.1 CBR distributed refresh

- Switching from read/write operation to self refresh operation. The time interval from the falling edge of RAS signal in the last CBR refresh cycle during read/write operation period to the falling edge of  $\overline{\text{RAS}}$  signal at the start of self refresh operation should be set within tNSD (shown in table 2).


- Switching from self refresh operation to read/write operation. The time interval from the rising edge of  $\overline{\text{RAS}}$  signal at the end of self refresh operation to the falling edge of  $\overline{\text{RAS}}$  signal in the first CBR refresh cycle during read/write operation period should be set within tsND (shown in table 2).

#### 1.2 $\overline{\text{RAS}}$ only distributed refresh

- Switching from read/write operation to self refresh operation. The time interval tNSD from the falling edge of  $\overline{\text{RAS}}$  signal in the last  $\overline{\text{RAS}}$  only refresh cycle during read/write operation period to the falling edge of  $\overline{\text{RAS}}$  signal at the start of self refresh operation should be set within 16μs.
- Switching from self refresh operation to read/write operation. The time interval tsND from the rising edge of RAS signal at the end of self refresh operation to the falling edge of RAS signal in the first CBR refresh cycle during read/write operation period should be set within 16μs.


**FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM**

2. Burst refresh during Read/Write operation  
 (A) Timing diagram

**Table 3**

Read / Write Cycle	Read / Write → Self Refresh	Self Refresh → Read / Write
CBR burst refresh	tNSB 8.2ms	tSNB 8.2ms
RAS only burst refresh	tNSB+tSNB 8.2ms	

## (B) Definition of burst refresh

Definition of CBR burst refresh

The CBR burst refresh performs more than 512 continuous CBR cycles within 8.2 ms.

Definition of RAS only burst refresh

All combination of nine row address signals (A<sub>0</sub>~A<sub>8</sub>) are selected during 512 continuous RAS only refresh cycles within 8.2 ms.

## 2.1 CBR burst refresh

- Switching from read/write operation to self refresh operation. The time interval tNSB from the falling edge of RAS signal in the first CBR refresh cycle during read/write operation period to the falling edge of RAS signal at the start of self refresh operation should be set within 8.2 ms.
- Switching from self refresh operation to read/write operation. The time interval tSNB from the rising edge of RAS signal at the end of self refresh operation to the falling edge of RAS signal in the last CBR refresh cycle during read/write operation period should be set within 8.2 ms.

## 2.2 RAS only burst refresh

- Switching from read/write operation to self refresh operation. The time interval from the falling edge of RAS signal in the first RAS only refresh cycle during read/write operation period to the falling edge of RAS signal at the start of self refresh operation should be set within tNSB (shown in table 3).
- Switching from self refresh operation to read/write operation. The time interval from the rising edge of RAS signal at the end of self refresh operation to the falling edge of RAS signal in the last RAS only refresh cycle during read/write operation period should be set within tSNB (shown in table 3).