## Features

- Two-Channel AD/DA Converters and Their Respective Digital Filters for Decimation and Oversampling Into a Single Chip
- Peripheral Analog Circuits for AD Converter Greatly Reduces External Elements
- Distortion (Typ)
- ADC $\qquad$ 0.01\%
- DAC
0.008\% (-3dB)
- S/N Ratio (Typ)
- ADC .86dB
- DAC .96dB
- Ripple in the Digital Filter Pass Band $\pm 0.05 \mathrm{~dB}$
- Attenuation in the Digital Filter Stop Band .-45 dB


## Ordering Information

| PART <br> NUMBER | TEMP. <br> RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE | PKG. NO. |
| :--- | :---: | :---: | :---: |
| HI2555JCQ | -20 to 75 | 48 Ld MPQF | Q48.12×12-S |
| CXD2555Q | -20 to 75 | 48 Ld MPQF | Q48.12x12-S |

## Description

The HI2555, CXD2555 is a 1-bit stereo AD/DA converter featuring a 2nd-order DA system noise shaper. This LSI has also built-in digital filters and provides good cost performance.

## Functions

- Data Can Be Input/Output at Rate of $1 \mathbf{x} \mathbf{f}_{\mathbf{S}}$ with a BuiltIn Digital Filter
- Simple Connection of Multiple HI2555, CXD2555s Enable Multi-Channel System
- The 32-SIot Serial Data Interface Enables Independent Selection of Data Frontward Packing/Rearward Packing and MSB First/LSB First
- The Master Clock is Applicable to Four Sources
- 256fs, $\mathbf{5 1 2 f}_{S}, 768 f_{S}$, and $1024 f_{S}$
- The Sampling Frequency May be Adjusted to Low fs Frequencies Such as $\mathbf{1 6 k H z}$ or $\mathbf{8 k H z}$, in Addition to Normal Ones of $48 \mathrm{kHz}, 44.1 \mathrm{kHz}$, and 32 Hz
- Various Frequency Divider Clocks Can Be Output for LSIs Chips Connected


## Pinout



Block Diagram


## Pin Descriptions

| PIN NO. | SYMBOL | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | $\mathrm{AV}_{\text {DD }} 3$ | - | Analog power supply for Channel-1 DA converter. |
| 2 | AOUT1(-) | 0 | Analog opposite-phase output of Channel-1 DA converter |
| 3 | $\mathrm{AV}_{\text {SS }} 3$ | - | Analog GND for Channel-1 DA converter. |
| 4 | UCLK | O | Outputs a $1 / 2$ frequency divider of the clock input form the oscillator pin XTLI (Pin 7). User clock output for externally connected ICs. |
| 5 | XCLK | 0 | 256 fs clock output. this provides the master clock for ICs operating in the slave mode when multiple CXD255Qs are connected. (When XSL2 = Low) |
| 6 | XV DD | - | Digital power supply for the master clock. |
| 7 | XTLI | I | Crystal oscillator circuit input. Connects the crystal oscillator selected by the crystal selection pins XSLO to 2 (Pins 34, 35, and 36). Used to input the master clock from external. |
| 8 | XTLO | 0 | Crystal oscillator circuit output. Connects the crystal oscillator selected by the crystal selection pins XSLO to 2 (Pins 34, 35, and 36). |
| 9 | XVSS | - | Digital GND for the master clock. |
| 10 | $\mathrm{AV}_{\text {SS }} 4$ | - | Analog GND for Channel-2 DA converter. |
| 11 | AOUT2(-) | O | Analog opposite-phase output for Channel-2 DA converter. |
| 12 | $\mathrm{AV}_{\text {DD }} 4$ | - | Analog power supply for Channel-2 DA converter. |
| 12 | AOUT2 (+) | 0 | Analog in-phase output for Channel-2 DA converter. |
| 14 | $\mathrm{AV}_{\text {SS }} 4$ | - | Analog GND for Channel-2 DA converter. |
| 15 | $\mathrm{AV}_{\text {SS }} 2$ | - | Analog GND for Channel-2 AD converter. |
| 16 | AIN2 | I | Analog input for Channel-2 AD converter. |

Pin Descriptions (Continued)

| PIN NO. | SYMBOL | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 17 | $\mathrm{AV}_{\mathrm{DD}} 2$ | - | Analog power supply for Channel-2 AD converter. |
| 18 | NC | - |  |
| 19 | SUB | - | Connected to the IC internal circuit board (same electric potential as power supply). Connect to GND on the printed circuit board via a capacitor. |
| 20 | NC | - |  |
| 21 | DVSS | - | Digital GND. |
| 22 | XMCK2 | 0 | IC measurement. Low is output normally. |
| 23 | TEST | 1 | Test pin. Normally fixed to Low. Equipped with a pull-down resistor. |
| 24 | CLR | 1 | System clear input. Normally High; cleared when Low. Equipped with a pull-up resistor. |
| 25 | DV ${ }_{\text {DD }}$ | - | Digital power supply. |
| 26 | MS | 1 | Master/slave mode switching input. Master mode when High; slave mode when Low. Equipped with a pull-up resistor. |
| 27 | LRCK | I/O | Serial I/O sampling frequency clock. Output i master mode (Pin 26 = High); input in slave mode (Pin 26 = Low). Transfers Channel-1 data when high, and Channel-2 data when Low. |
| 28 | BCK | I/O | Serial bit transfer clock ( 64 f ) for serial input data SIN and serial output data SOUT. Output in master mode (Pin $26=$ High); input in slave mode (Pin $26=$ Low). Serial input data is retrieved at the rising edge; serial output data is transferred at the falling edge. |
| 29 | SIN | 1 | Two channels per sampling serial data input. Data format is represented by 2's complements, and consists of 32 -bit slots. |
| 30 | SOUT | 0 | Two channels per sampling serial data input. Data format is represented by 2's complements, and consists of 32 -bit slots. |
| 31 | DVSS | - | Digital GND. |
| 32 | MASL | 1 | Selects whether 16 -bit serial data is place din the first 16 -bit or the second 16 -bit slots of the serial I/O 32-bit slots. Forward packing when High; rearward packing when Low. |
| 33 | MLSL | 1 | Selects whether 16 -bit serial data is input/output at LSB-first or MSB-first. MSB-first when High; LSB-first when Low. |
| 34 | XSLO | I | Crystal selection. Selects the clock frequency to be input from XTLI (Pin 7) using three bits, XSL 0 to 2. |
| 35 | XSL1 | I | Crystal selection. Selects the clock frequency to be input from XTLI (Pin 7) using three bits, XSL 0 to 2. |
| 36 | XSL2 | 1 | Crystal selection. Selects the clock frequency to be input from XTLI (Pin 7) using three bits, XSL 0 to 2. |
| 37 | DASLO | I | IC measurement. Normally fixed to High. |
| 38 | DASL1 | 1 | IC measurement. Normally fixed to Low. |
| 39 | WO | 1 | Synchronization window open input. Window masked when High; window open when Low (forced synchronization). Equipped with a pull-up resistor. |
| 40 | DV ${ }_{\text {DD }}$ | - | Digital power supply |
| 41 | NC | - |  |
| 42 | NC | - |  |
| 43 | SUB | - | Connected to the IC internal circuit board (same electric potential as power supply). Connect to GND on the printed circuit board via a capacitor. |
| 44 | $\mathrm{AV}_{\text {DD }} 1$ | - | Analog power supply for Channel-1 AD converter. |
| 45 | AIN1 | 1 | Analog input for Channel-1 AD converter. |
| 46 | $\mathrm{AV}_{\text {SS }} 1$ | - | Analog GND for Channel-1 AD converter. |
| 47 | $\mathrm{AV}_{\text {SS }} 3$ | - | Analog GND for Channel-1 DA converter. |
| 48 | AOUT1(+) | O | Analog in-phase output for Channel-1 DA converter. |

Absolute Maximum Ratings $T_{A}=25^{\circ} \mathrm{C}$
Supply Voltage $\left(\mathrm{V}_{\mathrm{DD}}\right) \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \mathrm{V}_{S S}-0.5 \mathrm{~V}$ to 7 V
Input Voltage $\left(\mathrm{V}_{1}\right) \ldots \ldots \ldots \ldots \ldots \ldots \mathrm{V}_{S S}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
Output Voltage $\left(\mathrm{V}_{0}\right) \ldots \ldots \ldots \ldots \ldots \ldots \mathrm{V}_{\mathrm{SS}}-0.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$

## Thermal Information

Operating Temperature (TOPR) . . . . . . . . . . . . . . . . . . . $-20^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ Storage Temperature (TSTG) . . . . . . . . . . . . . . . . . . . $55^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## Recommended Operating Conditions

| ITEM | MIN | TYP | MAX |
| :---: | :---: | :---: | :---: |
| Supply Voltage (Note 1) (VDD) | +4.75 | +5.0 | $+5.25 \mathrm{~V}$ |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ). | $-20^{\circ} \mathrm{C}$ | - | $75^{\circ} \mathrm{C}$ |
| Sampling Frequency (Note 2) ( $\mathrm{f}_{\mathrm{S}}$ ) | 30 kHz |  | 50 kHz |

NOTES:

1. The analog power supplies for AD converters (Pins 17 and 44) must be turned on simultaneously with or before other power supplies. turning on these power supplies after any other power supply may cause the device to fall into latch-up condition. This precaution, however, does not apply when turning off the power supplies.
2. Although the device can operate with low $\mathrm{f}_{\mathrm{S}}$ frequencies such as $\mathrm{f}_{\mathrm{S}}=8 \mathrm{kHz}$ or 16 kHz , its analog characteristics deteriorate to extent. When used at only these low frequencies, the CXD2570Q is recommended that is pin-compatible with the CXD2555Q.
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

DC Electrical Specifications $\left(A V_{D D} 1=A V_{D D} 2=A V_{D D} 3=A V_{D D} 4=x V_{D D}=5.0 V \pm 10 \%\right.$,

$$
\left.\mathrm{AV}_{S S} 1=\mathrm{AV}_{\mathrm{SS}} 2=\mathrm{AV}_{\mathrm{SS}} 3=\mathrm{AV}_{\mathrm{SS}} 4=\mathrm{XV} \mathrm{VS}_{\mathrm{SS}}=\mathrm{DV} \mathrm{VS}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-20^{\circ} \mathrm{C} \text { to } 75^{\circ} \mathrm{C}\right)
$$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS | APPLICABLE PIN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | $\mathrm{V}_{\mathrm{IHC}}$ |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V | (Note 4) |
|  | $\mathrm{V}_{\text {ILC }}$ |  | - | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ |  |  |
|  | $\mathrm{V}_{\text {IN }}$ | Analog Input | $\mathrm{V}_{\text {SS }}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V | (Note 5) |
| Output Voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{IOH}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.5$ | - | 0.4 | V | (Note 6) |
|  | $\mathrm{V}_{\text {OL1 }}$ | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | 0 | - | 0.4 |  |  |
|  | $\mathrm{V}_{\mathrm{OH} 2}$ | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.5$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V | (Note 7) |
|  | $\mathrm{V}_{\text {OL2 }}$ | $\mathrm{IOL}^{\text {a }}$ 4mA | 0 | - | 0.4 |  |  |
|  | $\mathrm{V}_{\mathrm{OH} 3}$ | $\mathrm{IOH}=12 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}} / 2$ | - | V | V | (Note 8) |
|  | $\mathrm{V}_{\text {OL3 }}$ | $\mathrm{I}^{\text {OL }}=16 \mathrm{~mA}$ | 0 | - | $\mathrm{V}_{\mathrm{DD}} / 2$ |  |  |
|  | $\mathrm{V}_{\mathrm{OH} 4}$ | $\mathrm{IOH}^{\text {O }}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V | (Note 9) |
|  | $\mathrm{V}_{\mathrm{OL4}}$ | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | 0 | - | 0.4 |  |  |
| Input Leakage Current | L11 |  | -10 | - | 10 | $\mu \mathrm{A}$ | (Note 10) |
|  | $\mathrm{I}_{\text {L12 }}$ |  | -40 | - | 40 | $\mu \mathrm{A}$ | (Note 11) |
|  | $\mathrm{I}_{\mathrm{L} 13}$ |  | -20 | -50 | -120 | $\mu \mathrm{A}$ | (Note 12) |
|  | LL14 |  | 20 | 50 | 120 | $\mu \mathrm{A}$ | (Note 13) |
| Output Leakage Current | lLZ |  | -40 | - | 40 | $\mu \mathrm{A}$ | (Note 14) |
| Feedback Resistance | $\mathrm{R}_{\mathrm{FB}}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {DD }}$ | 250k | 1M | 2.5 M | $\Omega$ | (Note 15) |
| Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | (Note 3) | - | 57 | 75 | mA |  |

NOTES:
3. This includes current consumption at load resistance ( $R_{L}=3.9 \mathrm{k} \Omega$ ).
4. When all input pins except AIN1 and AIN2, and bi-directional pins (BCK, LRCK) are input.
5. AIN1 and AIN2.
6. XCLK, XMCK2, and SOUT.
7. AOUT1 (+), AOUT $1(-)$, AOUT2 (+), AOUT2 $(-)$, and UCLK.
8. XTLO.
9. When bi-directional pins (BCK, LRCK) are output.
10. All input pins except AIN1 and AIN2.
11. When bi-directional pins (BCK, LRCK) are input.
12. MS, WO, and CLR.
13. TEST.
14. SOUT, AOUT1 (+), AOUT1 (-), AOUT2 (+), AOUT2 (-), and UCLK.
15. Resistance between XTLO and XTLI.

AC Electrical Specifications $\quad A V_{D D} 1=A V_{D D} 2=A V_{D D} 3=A V_{D D} 4=X V_{D D}=5.0 V \pm 10 \%$,
$A V_{S S} 1=A V_{S S} 2=A V_{S S} 3=A V_{S S} 4=X V_{S S}=D V_{S S}=0 V, T_{A}=-20^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SIN Setup Time | tsus |  | 10 | - | ns |
| SIN Hold Time | ths |  | 15 | - | ns |
| LRCK Setup Time | tsul | Slave Mode | 10 | - | ns |
| LRCK Hold Time | thl | Slave Mode | 15 | - | ns |
| LRCK Delay Time | tdl | Master Mode $\mathrm{C}_{\mathrm{L}}=130 \mathrm{pF}$ | -40 | 30 | ns |
| SOUT Delay Time | tds | $\mathrm{C}_{\mathrm{L}}=60 \mathrm{pF}$ | 9 | 65 | ns |
| SOUT Data Reset Time | tzd |  | 7 | 42 | ns |
| SOUT Data Erase Time | tdz |  | 6 | 40 | ns |
| XTLI Pulse Width | twl | $\begin{aligned} & \mathrm{f}_{\mathrm{S}}=48 \mathrm{kHz}, 256 \mathrm{f}_{\mathrm{S}} \\ & (\mathrm{XSLO}=\mathrm{XSL} 1=\mathrm{XSL2}=\mathrm{L}) \end{aligned}$ | 40 | 60 | ns |

Analog Specifications $\quad A V_{D D} 1=A V_{D D} 2=A V_{D D} 3=A V_{D D} 4=X V_{D D}=5.0 V \pm 10 \%$,
$A V_{S S} 1=A V_{S S} 2=A V_{S S} 3=A V_{S S} 4=X V_{S S}=D V_{S S}=0 V, T_{A}=-20^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Overall Characteristics of ADC + DAC Connection: The following conditions apply unless otherwise specified: Input waveform $=1 \mathrm{kHz}$ sine wave, $1.4 \mathrm{~V}_{\mathrm{RMS}}(=\mathrm{OdB}) \mathrm{XTAI}=33.8688 \mathrm{MHz}(=768 \mathrm{fS}$, $\mathrm{fS}=44.1 \mathrm{kHz}) \mathrm{CLR}=\mathrm{MS}=\mathrm{WO}=$ Open $(=5 \mathrm{~V}) \mathrm{SOUT}$ and SIN directly coupled |  |  |  |  |  |
| S/N | A-Weighting Filter | 80 | 86 | - | dB |
| THD + N | 20kHz LPF | - | 0.010 | 0.018 | \% |
| Dynamic Range | 1kHz, - 60dB, 20kHz LPF | 80 | 85 | - | dB |
| Channel Separation | 20kHz, 0dB | - | 96 | - | dB |
| Gain Difference Between Channels |  | - | 0.1 | - | dB |
| Gain | $\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k} \Omega$ | -3 | 0 | +3 | dB |
| Input Level | $\mathrm{R}_{\text {IN }}=0 \Omega$ | - | 0.286 | - | $\mathrm{V}_{\text {RMS }}$ |
|  | $\mathrm{R}_{\mathrm{IN}}=4.7 \mathrm{k} \Omega$ | - | 1.4 | - | $\mathrm{V}_{\text {RMS }}$ |
| DC Offset (ADC Output) |  | - | 069F | - | Hex |
| ADC Input Impedance |  | - | 1.2 | - | k , |

Analog Specifications $A V_{D D} 1=A V_{D D} 2=A V_{D D} 3=A V_{D D} 4=X V_{D D}=5.0 V \pm 10 \%$, $A V_{S S} 1=A V_{S S} 2=A V_{S S} 3=A V_{S S} 4=X V_{S S}=D V_{S S}=0 V, T_{A}=-20^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DAC Specifications in Single Unit: The following conditions apply unless otherwise specified: Input data $=1 \mathrm{kHz}$ sine wave,full scale (= OdB), XTAI $=33.8688 \mathrm{MHz}(=768 \mathrm{fs}$, fs $=44.1 \mathrm{kHz}$ ), CLR $=\mathrm{MS}=\mathrm{WO}=$ Open ( $=5 \mathrm{~V}$ ), MS = GND |  |  |  |  |  |
| S/N | A-Weighting Filter | 92 | 96 | - | dB |
| THD + N | 20kHz LPF | - | 0.008 | 0.012 | \% |
| Dynamic Range | 1kHz, - 60dB, 20kHz LPF | 85 | 89 | - | dB |
| Channel Separation | 20kHz, OdB | - | 100 | - | dB |
| Gain Difference Between Channels |  | - | 0.05 | - | dB |
| Output Level | $\mathrm{R}_{\mathrm{L}}=3.9 \mathrm{k} \Omega$ | 1.80 | 1.93 | 2.10 | $\mathrm{V}_{\text {RMS }}$ |

## Test Circuits



FIGURE 34. ADC INPUT SECTION


FIGURE 35. DAC OUTPUT SECTION

Timing Diagram


FIGURE 36.

## Description of Functions

## Serial Data Interface

(Related Pins) LRCK, BCK, SOUT, SIN, MASL, MLSL
The serial data format is common for both SIN (DA converter input) and SOUT (AD converter output), consisting of two channels per sampling serial data represented by 2's complement. Each channel is divided into 32-bit slots, of which 16 bits are handled as data.

MASL is used to select whether the 16 bits of valid data is placed in the first or the second half of the 32-bit slots.

TABLE 1.

| MASL |  |
| :---: | :---: |
| H | Forward Packing |
| L | Rearward Packing |

Similarly, MLSL is used to select whether the serial data is arranged at LSB first or MSB first.

TABLE 2.

| MLSL |  |
| :---: | :---: |
| H | MSB first |

TABLE 2.

| MLSL |  |
| :---: | :---: |
| L | LSB first |

## Master Mode/Slave Mode

(Related Pins) MS, LRCK, BCK
When using the XCS2555Q in multiple units or in a pair with DA converters such as the CXD2558M, one of these CXD2555Qs should be in the master mode to serve as the source of clocks LRCK and BCK. The other CXD2555Qs are used in the slave mode, with their clocks LRCK and BCK supplied by the master CXD2555Q.

TABLE 3.

| MS | MODE | LRCK AND BCK I/O |
| :---: | :---: | :---: |
| H | Master Mode | Output |
| L | Slave Mode | Input |

## Crystal Oscillator Frequency Selection

( $\mathrm{f}_{\mathrm{S}}=32 \mathrm{kHz}$ to 48 kHz )
(Related Pins) XTLI, XTLO, XSLO, XSL1, XSL2, UNCLK, XCLK

By setting a combination of XSLO and XSL1, with XSL2 fixed Low, the frequency of the external crystal oscillator connected to XTLI and XTLO can be selected. In this case, XCLK outputs a clock whose frequency is always 256 times $f_{S}$, and UCLK outputs a clock that is half the crystal oscillator frequency.
When supplying the master clock fro some other external source, not a crystal oscillator, use XTLI for this clock input and leave XTLO open.

TABLE 4.

| XSL2 | XSL1 | XSLO | CRYSTAL OSCILLATOR FREQUENCY | XCLK | UCLK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | L | $256 f_{S}$ | $256 f_{S}$ | $128 f_{S}$ |
| L | L | H | $512 f_{S}$ | $256 f_{S}$ | $256 f_{S}$ |
| L | H | L | $768 f_{S}$ | $256 f_{S}$ | $384 f_{S}$ |
| L | H | H | $1024 f_{S}$ | $256 f_{S}$ | $512 f_{S}$ |



FIGURE 37. CONNECTION EXAMPLE

## Crystal Oscillator Frequency Selection

(fs $=8 \mathrm{kHz}$ to 24 kHz )
(Related Pins) XTLI, XTLO, XSLO, XSL1, XSL2, UNCLK, XCLK

With XSL2 fixed High, the device can be operated with low$f_{S}$ frequencies which may be $1 / 2$ or $1 / 4$ the normal $f_{S}$ frequency. In this case, the frequency of the crystal oscillator can be selected by setting a combination of XSLO and XSL1 accordingly.

## AD Converter Input Level

Given the constants shown in the Test Circuit on page 7, the AD converter input level $\mathrm{V}_{\text {IN }}$ (operational amplifier input IN) is such that $4 \mathrm{~V}_{\mathrm{P-P}}\left(1.4 \mathrm{~V}_{\mathrm{RMS}}\right)$ is equivalent to the full-scale


FIGURE 38. CONNECTION EXAMPLE
Example: When input level $=1.4 \mathrm{~V}_{\mathrm{RMS}}\left(4 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}\right)$

$$
R_{I N}=4200 \cdot 1.4-1200=4680
$$

$$
\rightarrow 4700[\Omega]
$$ output. Also, the large-amplitude inputs are possible by varying the AD converter input resistance value ( $R_{I N}$ ). Use the equation shown below to calculate this resistance value. The AD converter generates full-scale outputs for inputs equal to or greater than the values thus obtained.

$$
\mathrm{R}_{\mathrm{IN}}=420 \cdot \mathrm{~V}_{\mathrm{IN}}[\mathrm{RMS}]-1200[\Omega]
$$



FIGURE 39.
TABLE 5.

| XSL2 | XSL1 | XSLO | CRYSTAL OSCILLATOR FREQUENCY (NOTE 16) | XCLK | UCLK | FREQUENCY DIVISION RATIO RELATIVE TO NORMAL fs FREQUENCY | EXAMPLE OF 32kHz NORMAL FREQUENCY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | L | L | 512fS | 512fs | 256fs | 1/2 | $\mathrm{f}_{\mathrm{S}}=16 \mathrm{kHz}$ |
| H | L | H | 1024fs | 1024fs | 512fs | 1/4 | $\mathrm{f}_{\mathrm{S}}=8 \mathrm{kHz}$ |
| H | H | L | 1024fs | 512 fs | 512fs | 1/2 | $\mathrm{f}_{\mathrm{S}}=16 \mathrm{kHz}$ |
| H | H | H | 2048fs | 1024fs | 1024 f S | 1/4 | $\mathrm{f}_{\mathrm{S}}=8 \mathrm{kHz}$ |

NOTE:
16. When the normal frequency is assumed to be 32 kHz , its derived frequency is 16 kHz when divided by 2 , or 8 kHz when divided by 4 . When divided in the same way, the low-fs frequencies for 44.1 kHz are 22.05 kHz and 11.025 kHz , and for 48 kHz , they are 24 kHz and 12 kHz .
Serial Data Interface Timing





