SONY CXK5814P

2048-word × 8 bit High Speed CMOS Static RAM

Description

The CXK5814P is a 16,384 bits high speed CMOS static RAM organized as 2.048 words X 8 bits and operates from a single 5V supply.

The CXK5814P is suitable for use in high speed and low power applications in which battery back up for nonvolatility is required.

Features

35 ns/45 ns/55 ns (Max.) • Fast access time:

5 μW (Typ.)—L-version Low power standby: 100 μW (Typ.)—Standard

version

· Low power operation: 300 mW (Typ.)

• Single +5V supply

• Fully static memory No clock or timing strobe required

· Equal access and cycle time

· Common data input and output: three-state output

• Directly TTL compatible: All inputs and outputs

• Low voltage data retention: 2.0V (Min.)

· High density: 300 mil 24 pin plastic package


Function

2048-word × 8 bit static RAM

Structure


Silicon Gate CMOS IC

Block Diagram



Package Outline Unit: mm 24 pin DIP 3 0.5 - 0.4 DIP-24P-07

Pin Configuration (Top View)



Symbol	Description					
A0 to A10	Address Input					
I/O1 to I/O8	Data Input Output					
CE	Chip Enable Input					
WE	Write Enable Input					
ŌĒ	Output Enable Input					
Vcc	Power Supply					
GND	Ground					

Absolute Maximum Ratings

(Ta=25°C, GND=0V)

Item	Symbol	Rating	Unit
Power Supply Voltage	Vcc	-0.5* to +7.0	V
Input Voltage	Vin	-0.5* to Vcc+0.5	V
Input and Output Voltage	V I/0	-0.5* to Vcc+0.5	V
Allowable Power Dissipation	PD	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	−55 to +150	°C
Soldering Temperature	Tsolder	260 • 10	°C • sec

^{*} V_{CC} , V_{IN} , $V_{I/O}$ min=-3.5V for 20 ns pulse.

Truth Table

CE	ŌĒ	WE	Mode	I/O 1 to I/O 8	Vcc Current
H	Х	х	Not Selected	High Z	ISB1, ISB2
L	Н	Н	Output Disable	High Z	Icc1, Icc2
		н	Read	D out	Icc1, Icc2
	X	L	Write	Din	Icc1, Icc2

X: "H" or "L"

DC Recommended Operating Conditions

(Ta=0 to +70°C, GND=0V)

Item	Symbol	Min.	Typ.*	Max.	Unit
Power Supply Voltage	Vcc	4.5	5.0	5.5	V
Input High Voltage	Viн	2.2	_	Vcc+0.3	٧
Input Low Voltage	VIL	-0.3	_	0.8	V

^{*} Vcc=5V, Ta=25°C

DC and Operating Characteristics

(Vcc=5V±10%, GND=0V, Ta=0 to +70°C)

ltem	Symbol	Test condition			XK581 35/45/		-35	Unit		
				Min.	Тур.	Max.	Min.	Тур.	Max.	1
Input Leakage Current	I LI	VIN=GND to V	'cc	-2		2	-2	—	2	μΑ
Output Leakage Current	lro	CE=ViH or OE=ViH Vi/o=GND to Vcc		-2	-	2	-2	-	2	μΑ
Operating Power	_	CE=VIL			60	85	_	60	85	mA
I	Icc1		45/45L		50	70	_	50	70	mA
	VIN=VII	VIN=VIH/VIL	55/55L		40	60		40	60	mA
Average Operating		Cycle=Min Duty=100% lout=0mA	35/35L	_	70	95	_	70	95	mA
Current	Icc2		45/45L		60	80	_	60	80	mA
			55/55L		50	70		50	70	mA
Standby Current	Is _{B1}	CE≥V _{CC} -0.2V, VIN≥V _{CC} -0.2V VIN≦0.2V	Vin≧Vcc=0.2V or		0.02	1.0	ı	0.001	0.05	mA
	ISB2	CE=VIH, VIN=VIH/VIL		_	15	25		15	25	mA
Output High Voltage	Voн	loн=-4.0 mA		2.4	_	_	2.4	_		v
Output Low Voltage	Vol	loL=8.0 mA			_	0.4	_		0.4	v

Capacitance

 $(Ta=25^{\circ}C, f=1 MHz)$

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	Cin	VIN=0V		5	рF
Input/Output Capacitance	Ci/o	V _{1/0} =0V	_	7	pF


Note) This parameter is sampled and is not 100% tested.

AC Operating Characteristics

AC Test condition

 $(Vcc=5V\pm10\%, Ta=0 to +70^{\circ}C)$

łtem	Condition			
Input Pulse High Level	VIH=3.0V			
Input Pulse Low Level	VIL=0V			
Input Rise Time	te=5 ns			
Input Fall Time	tr=5 ns			
Input and Output Timing Reference Level	1.5V			
Output Load	Fig. 1			



* including scope and jig

** for tLZ, tHZ, tOHZ, tOLZ, tOW, tWHZ

Fig. 1

Read Cycle

ltem	Symbol	CXK5814P -35/35L			814P '45L	CXK5	Unit	
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	trc	35	_	45	_	55		ns
Address Access Time	taa	_	35	_	45	_	55	ns
Chip Enable Access Time	tco	_	35	_	45	_	55	ns
Output Enable to Output Valid	toE	_	20	_	20	_	25	ns
Output Hold from Address Change	toн	5	_	5		5	_	ns
Chip Enable to Output in Low Z (CE)	tız*	5	_	5	_	5	_	ns
Output Enable to Output in Low Z (OE)	toLz*	0	_	0	_	0		ns
Chip Disable to Output in High Z (CE)	tHZ*	0	20	0	20	0	20	ns
Output Disable to Output in High Z (OE)	tonz*	0	15	0	15	0	20	ns
Chip Enable to Power Up Time	tPU	0		0		0		ns
Chip Disable to Power Down Time	tPD	_	30		30		30	ns


Write Cycle

ltem	Symbol	CXK5814P -35/35L			814P /45L	CXK5 -55,	Unit	
	•	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	twc	35		45	_	55	_	ns
Address Valid to End of Write	taw	30		40	_	50		ns
Chip Enable to End of Write	tcw	30	_	40		50	_	ns
Data to Write Time Overlap	tow	15	_	20	_	25		ns
Data Hold from Write Time	tон	0		0	_	0		ns
Write Pulse Width	twp	30	_	35	_	40	_	ns
Address Setup Time	tas	0	_	0		0		ns
Write Recovery Time	twr	0	_	0		0		ns
Output Active from End of Write	tow*	5		5	_	5	_	ns
Write to Output in High Z	twnz*	0	20	0	20	0	20	ns

^{*}Note) Transition is measured ±500 mV from steady state voltage with specified loading in Fig. 1. These parameters are sampled and not 100% tested.


Timing Waveform

(1) Read Cycle [WE=VIH]




(2) Write Cycle

• Write Cycle No.1: [OE=VIL or VIH] (*1)



• Write Cycle No.2: [OE=VIL or VIH, CE=VIL] (*1)



* Notes)

- 1. If $\overline{\text{OE}}$ is high, output remains in a high impedance state.
- 2. A write occurs during the low overlap of $\overline{\text{CE}}$ and $\overline{\text{WE}}$.
- 3. two is measured from the earlier of \overline{CE} or \overline{WE} going high to the end of write cycle.
- 4. If $\overline{\text{CE}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ transition, output remains in a high impedance state.
- 5. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.


Data Retention Characteristics

 $(Ta=0 to +70^{\circ}C)$


Item	Symbol Test condition				(K581 5/45/		C) -35	Unit		
	O y () DO	oi , cot containon		Min.	Тур.	Max.	Min.	Тур.	Max.	
Data Retention Voltage		CE≧Vcc−0.2V		2.0	5.0	5.5	2.0	5.0	5.5	V
		CE≧Vcc-0.2V	Vcc=3.0V		12	600		0.6	30	μΑ
Data Retention Current			Vcc=2.0		20	1000		1.0	50	μΑ
Data Retention Set up Time	tcdrs	Chip disable to data retention mode		0			0			ns
Recovery Time	tR			trc*			trc*			ns

^{*}tRC: Read Cycle Time

Data Retention Waveform




Supply current vs.
Supply voltage




Supply current vs.

Ambient temperature




Supply current vs. Frequency




Standby current vs.

Ambient temperature





Standby current vs.





Standby current vs.

Ambient temperature











Output current vs.
Output voltage




Access time vs.

Ambient temperature



Input voltage vs.
Supply voltage



Output current vs.
Output voltage

