

## Overview

The LC75811E and LC75811W are $1 / 8$ to $1 / 10$ duty dot matrix LCD display controller/drivers that supports the display of characters, numbers, and symbols. In addition to generating dot matrix LCD drive signals based on data transferred serially from a microcontroller, the LC75811E and LC75811W also provide on-chip character display ROM and RAM to allow display systems to be implemented easily.

## Features

- Controls and drives a $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix LCD.
- Supports accessory display segment drive (up to 60 segments)
- Display technique: $1 / 8$ duty $1 / 4$ bias drive ( $5 \times 7$ dots) $1 / 9$ duty $1 / 4$ bias drive ( $5 \times 8$ dots)
$1 / 10$ duty $1 / 4$ bias drive ( $5 \times 9$ dots)
- Display digits: 12 digits $\times 1$ line ( $5 \times 7$ dots $)$,

$$
11 \text { digits } \times 1 \text { line }(5 \times 8 \text { or } 5 \times 9 \text { dots })
$$

- Display control memory

CGROM: 240 characters ( $5 \times 7,5 \times 8$, or $5 \times 9$ dots)
CGRAM: 16 characters ( $5 \times 7,5 \times 8$, or $5 \times 9$ dots)
ADRAM: $12 \times 5$ bits
DCRAM: $48 \times 8$ bits

- Instruction function

Display on/off control
Display shift function

- Provides a backup function based on low power modes.
- Serial data input supports CCB format communication with the system controller.
- Independent LCD drive block power supply VLCD
- Provides a $\overline{\text { RES }}$ pin for LSI internal initialization
- RC oscillator circuit


## Package Dimensions

unit: mm
3174-QFP80E

unit: mm
3220-SQFP80


- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.
- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

## SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

## Pin Assignments (Top View)




## Specifications

Absolute Maximum Ratings at $\mathbf{T a}=\mathbf{2 5}^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=\mathbf{0} \mathrm{V}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\mathrm{DD}}$ max | $V_{D D}$ | -0.3 to +7.0 | V |
|  | $V_{\text {LCD }}$ max | V LCD | -0.3 to +11.0 | V |
| Input voltage | $\mathrm{V}_{\text {IN }} 1$ | CE, CL, DI, $\overline{\text { RES }}$ | -0.3 to +7.0 | V |
|  | $\mathrm{V}_{1 \times}{ }^{2}$ | OSCI | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  | $\mathrm{V}_{\text {IN }} 3$ | $\mathrm{V}_{\mathrm{LCD}} 1, \mathrm{~V}_{\mathrm{LCD}} 2, \mathrm{~V}_{\mathrm{LCD}} 3$ | -0.3 to $\mathrm{V}_{\mathrm{LCD}}+0.3$ | V |
| Output voltage | $\mathrm{V}_{\text {OUT }} 1$ | OSCO | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  | $\mathrm{V}_{\text {OUT }}$ 2 | S1 to S60, COM1 to COM10 | -0.3 to $\mathrm{V}_{\mathrm{LCD}}+0.3$ | V |
| Output current | lout 1 | S1 to S60 | 300 | $\mu \mathrm{A}$ |
|  | lout ${ }^{2}$ | COM1 to COM10 | 3 | mA |
| Allowable power dissipation | Pd max | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ | 200 | mW |
| Operating temperature | Topr |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathbf{T a}=-40$ to $85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Supply voltage | $V_{\text {DD }}$ | $V_{D D}$ | 2.7 |  | 6.0 | V |
|  | $V_{\text {LCD }}$ | $\mathrm{V}_{\text {LCD }}$ | 4.5 |  | 10.0 | V |
| Input voltage | V LCD1 | VLCD1 |  | 3/4 V LCD | $\mathrm{V}_{\text {LCD }}$ | V |
|  | $\mathrm{V}_{\text {LCD }}{ }^{2}$ | $\mathrm{V}_{\text {LCD }}$ 2 |  | $2 / 4 \mathrm{~V}_{\text {LCD }}$ | $\mathrm{V}_{\text {LCD }}$ | V |
|  | $\mathrm{V}_{\text {LCD }}{ }^{3}$ | $\mathrm{V}_{\text {LCD }} 3$ |  | $1 / 4 \mathrm{~V}_{\text {LCD }}$ | $\mathrm{V}_{\text {LCD }}$ | V |
| Input high level voltage | $\mathrm{V}_{\mathrm{HH} 1}$ | CE, CL, DI, $\overline{\mathrm{RES}}$ | $0.8 \mathrm{~V}_{\mathrm{DD}}$ |  | 6.0 | V |
|  | $\mathrm{V}_{1 \mathrm{H}}$ 2 | OSCI | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}$ | V |
| Input low level voltage | $\mathrm{V}_{\text {IL }} 1$ | CE, CL, DI, $\overline{\mathrm{RES}}$ | 0 |  | 0.2 $\mathrm{V}_{\mathrm{DD}}$ | V |
|  | $\mathrm{V}_{\mathrm{IL}}{ }^{2}$ | OSCI | 0 |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Recommended external resistance | Rosc | OSCI, OSCO |  | 33 |  | $\mathrm{k} \Omega$ |
| Recommended external capacitance | Cosc | OSCI, OSCO |  | 220 |  | pF |
| Guaranteed oscillation range | fosc | OSC | 150 | 300 | 600 | kHz |
| Data setup time | $t_{\text {ds }}$ | CL, DI: Figure 2 | 160 |  |  | ns |
| Data hold time | $\mathrm{t}_{\mathrm{dh}}$ | CL, DI: Figure 2 | 160 |  |  | ns |
| CE wait time | $\mathrm{t}_{\mathrm{cp}}$ | CE, CL: Figure 2 | 160 |  |  | ns |
| CE setup time | $\mathrm{t}_{\mathrm{cs}}$ | CE, CL: Figure 2 | 160 |  |  | ns |
| CE hold time | $\mathrm{t}_{\mathrm{ch}}$ | CE, CL: Figure 2 | 160 |  |  | ns |
| High level clock pulse width | tøH | CL: Figure 2 | 160 |  |  | ns |
| Low level clock pulse width | tøL | CL: Figure 2 | 160 |  |  | ns |
| Minimum reset pulse width | twres | $\overline{\mathrm{RES}}$ : Figure 3 | 1 |  |  | $\mu \mathrm{s}$ |

## LC75811E, 75811W

Electrical Characteristics in the Allowable Operating Ranges

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Hysteresis | $\mathrm{V}_{\mathrm{H}}$ | CE, CL, DI, $\overline{\text { RES }}$ |  | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  | V |
| Input high level current | $\mathrm{I}_{\mathrm{H}}$ | CE, CL, DI, $\overline{\text { RES }}$, OSCI: $\mathrm{V}_{1}=6.0 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| Input low level current | IIL | CE, CL, DI, $\overline{R E S}$, OSCI: $\mathrm{V}_{1}=0 \mathrm{~V}$ | -5.0 |  |  | $\mu \mathrm{A}$ |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}} 1$ | S1 to S60: $\mathrm{I}_{\mathrm{O}}=-20 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {LCD }}-0.6$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{OH}}{ }^{2}$ | COM1 to COM10: $\mathrm{IO}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {LCD }}-0.6$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{OH}}{ }^{3}$ | OSCO: $\mathrm{I}_{\mathrm{O}}=-500 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{DD}}-1.0$ |  |  | V |
| Output low level voltage | $\mathrm{V}_{\text {OL }} 1$ | S1 to S60: $\mathrm{I}_{0}=20 \mu \mathrm{~A}$ |  |  | 0.6 | V |
|  | $\mathrm{V}_{\mathrm{OL}}{ }^{2}$ | COM1 to COM10: $\mathrm{I}_{0}=100 \mu \mathrm{~A}$ |  |  | 0.6 | V |
|  | VoL3 | OSCO: $\mathrm{I}_{0}=500 \mu \mathrm{~A}$ |  |  | 1.0 | V |
| Output middle level voltage*1 | $\mathrm{V}_{\text {MID } 1}$ | S1 to S60: $\mathrm{l}_{0} \pm 20 \mu \mathrm{~A}$ | $214 \mathrm{~V}_{\text {LCD }}-0.6$ |  | $214 \mathrm{~V}_{\text {LCD }}+0.6$ | V |
|  | $\mathrm{V}_{\text {MID }}$ 2 | COM1 to COM10: $\mathrm{I}_{0}= \pm 100 \mu \mathrm{~A}$ | $3 / 4 V_{\text {LCD }}-0.6$ |  | $3 / 4 V_{\text {LCD }}+0.6$ | V |
|  | $\mathrm{V}_{\text {MID }} 3$ | COM1 to COM10: $\mathrm{I}_{\mathrm{O}}= \pm 100 \mu \mathrm{~A}$ | $1 / 4 \mathrm{~V}_{\text {LCD }}-0.6$ |  | $1 / 4 \mathrm{~V}_{\text {LCD }}+0.6$ | V |
| Oscillator frequency | fosc | OSCI, OSCO: $\mathrm{R}_{\text {OSC }}=33 \mathrm{k} \Omega, \mathrm{C}_{\text {OSC }}=220 \mathrm{pF}$ | 210 | 300 | 390 | kHz |
| Current drain | IDD 1 | $\mathrm{V}_{\mathrm{DD}}$ : power saving mode |  |  | 5 | $\mu \mathrm{A}$ |
|  | $\mathrm{IDD}^{2}$ | $\mathrm{V}_{\mathrm{DD}}$ : $\mathrm{V}_{\mathrm{DD}}=6.0 \mathrm{~V}$, output open, $\mathrm{f}_{\mathrm{OSC}}=300 \mathrm{kHz}$ |  | 450 | 900 | $\mu \mathrm{A}$ |
|  | lLCD1 | $\mathrm{V}_{\text {LCD }}$ : power saving mode |  |  | 5 | $\mu \mathrm{A}$ |
|  | $\mathrm{lCCD}^{2}$ | $\mathrm{V}_{\text {LCD }}: \mathrm{V}_{\text {LCD }}=10.0 \mathrm{~V}$, output open, $\mathrm{f}_{\text {OSC }}=300 \mathrm{kHz}$ |  | 200 | 400 | $\mu \mathrm{A}$ |

Note *1: Excluding the bias voltage generation divider resistor built into the $\mathrm{V}_{\mathrm{LCD}} 1, \mathrm{~V}_{\mathrm{LCD}} 2$, and $\mathrm{V}_{\mathrm{LCD}} 3$. (See figure 1.)


A10713
Figure 1

- When CL is stopped at the low level

- When CL is stopped at the high level


A10715
Figure 2
Block Diagram


Pin Functions

| Pin | Pin No. |  | Function | Active | I/O | Handling when unused |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LC75811E | LC75811W |  |  |  |  |
| S1 to S58 <br> S59/COM10 <br> S60/COM9 | 1 to 58 <br> 59 <br> 60 | $\begin{gathered} \hline 79,80 \\ 1 \text { to } 56 \\ 57 \\ 58 \end{gathered}$ | Segment driver outputs. <br> The S59/COM10 and S60/COM9 pins can be used as common driver outputs under the "set display technique" instruction. | - | 0 | OPEN |
| COM1 to COM8 | 68 to 61 | 66 to 59 | Common driver outputs. | - | 0 | OPEN |
| OSCI | 76 | 74 | Oscillator connections. An oscillator circuit is formed by connecting an external resistor and capacitor at these pins. | - | 1 | GND |
| OSCO | 75 | 73 |  | - | 0 | OPEN |
| CE | 78 | 76 | Serial data transfer inputs. These pins are connected to the microcontroller. <br> CE: Chip enable <br> CL: Synchronization clock <br> DI: Transfer data | H | 1 | GND |
| CL | 79 | 77 |  |  | 1 |  |
| DI | 80 | 78 |  | - | 1 |  |
| $\overline{\mathrm{RES}}$ | 77 | 75 | Reset signal input. <br> - When RES is low ( $\mathrm{V}_{\mathrm{SS}}$ ): <br> - Display off S1 to S58 = "L" (VSS). S59/COM10 and S60/COM9 = "L" (VSS $)$. COM1 to COM8 = "L" (V $\mathrm{V}_{\mathrm{SS}}$ ). <br> - Serial data transfer is disabled. <br> - The OSCI/OSCO pin oscillator is stopped. <br> - When $\overline{\mathrm{RES}}$ is high ( $\left.\mathrm{V}_{\mathrm{DD}}\right)$ : <br> - Display on after a "display on/off control" (display on state setting) instruction is executed. <br> - Serial data transfers are enabled. <br> - The OSCI/OSCO pin oscillator operates. | L | 1 | GND |
| $V_{\text {LCD }} 1$ | 71 | 69 | Used for applying the LCD drive 3/4 bias voltage externally. | - | 1 | OPEN |
| $V_{\text {LCD }}$ 2 | 72 | 70 | Used for applying the LCD drive $2 / 4$ bias voltage externally. | - | 1 | OPEN |
| $\mathrm{V}_{\text {LCD }} 3$ | 73 | 71 | Used for applying the LCD drive $1 / 4$ bias voltage externally. | - | 1 | OPEN |
| $\mathrm{V}_{\mathrm{DD}}$ | 69 | 67 | Logic block power supply connection. Provide a voltage of between 2.7 and 6.0 V . | - | - | - |
| $\mathrm{V}_{\text {LCD }}$ | 70 | 68 | LCD driver block power supply connection. Provide a voltage of between 4.5 and 10.0 V . | - | - | - |
| $\mathrm{V}_{S S}$ | 74 | 72 | Power supply connection. Connect to ground. | - | - | - |

## Block Functions

- AC (address counter)

AC is a counter that provides the addresses used for DCRAM and ADRAM.
The address is automatically modified internally, and the LCD display state is retained.

- DCRAM (data control RAM)

DCRAM is RAM that is used to store display data expressed as 8 -bit character codes. (These character codes are converted to $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix character patterns using CGROM or CGRAM.) DCRAM has a capacity of $48 \times 8$ bits, and can hold 48 characters. The table below lists the correspondence between the 6 -bit DCRAM address loaded into AC and the display position on the LCD panel.

- When the DCRAM address loaded into AC is $00_{\mathrm{H}}$.

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | $0 A$ | $0 B$ |

However, when the display shift is performed by specifying MDATA, the DCRAM address shifts as shown below.

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | $0 A$ | $0 B$ | $0 C$ |
| (Left shift) |  |  |  |  |  |  |  |  |  |  |  |  |


| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | 2 F | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0 A | (Right shift)

Note:*2. The DCRAM addresses are expressed in hexadecimal.

| Least significant bit |  |  |  |  | Most significant bit |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB |  |  |  |  |  | MSB |
| DCRAM address | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |

Example: When the DCRAM address is $2 \mathrm{E}_{\mathrm{H}}$.

| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 0 | 1 |

Note:*3. $5 \times 7$ dots. .12 -digit display $5 \times 7$ dots
$5 \times 8$ dots ... 12-digit display $4 \times 8$ dots
$5 \times 9$ dots ... 12-digit display $3 \times 9$ dots

- ADRAM (Additional data RAM)

ADRAM is RAM used to store the ADATA display data. ADRAM has a capacity of $12 \times 5$ bits, and the stored display data is displayed directly without the use of CGROM or CGRAM. The table below lists the correspondence between the 4-bit ADRAM address loaded into AC and the display position on the LCD panel.

- When the ADRAM address loaded into AC is $0_{\mathrm{H}}$. (Number of digit displayed: 12)

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRAM address (hexadecimal) | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B |

However, when the display shift is performed by specifying ADATA, the ADRAM address shifts as shown below.

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRAM address (hexadecimal) | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | 0 | (Left shift)


| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRAM address (hexadecimal) | B | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | (Right shift)

Note: *4. The ADRAM addresses are expressed in hexadecimal.

| Least significant bit |  | Most significant bit |  |  |
| :--- | :--- | :--- | :--- | :--- |
| LSB | MSB |  |  |  |
| ADRAM address | RA0 | RA1 | RA2 | RA3 |

Example: When the ADRAM address is $\mathrm{A}_{\mathrm{H}}$

| RA0 | RA1 | RA2 | RA3 |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 |

Note: *5. $5 \times 7$ dots ... 12-digit display 5 dots
$5 \times 8$ dots ... 12-digit display 4 dots
$5 \times 9$ dots ... 12-digit display 3 dots

- CGROM (Character generator ROM)

CGROM is ROM used to generate the 240 kinds of $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix character patterns from the 8-bit character codes. CGROM has a capacity of $240 \times 45$ bits. When a character code is written to DCRAM, the character pattern stored in CGROM corresponding to the character code is displayed at the position on the LCD corresponding to the DCRAM address loaded into AC.

- CGRAM (Character generator RAM)

CGRAM is RAM to which user programs can freely write arbitrary character patterns. Up to 16 kinds of $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix character patterns can be stored. CGRAM has a capacity of $16 \times 45$ bits.

## Reset Function

The LC75811E and LC75811W are reset when a low level is applied to the $\overline{\operatorname{RES}}$ pin at power on and, in normal mode. On a reset the LC75811E and LC75811W create a display with all LCD panels turned off. However, after a reset applications must set the contents of DCRAM, ADRAM, and CGRAM before turning on display with a "display on/off control" instruction since the contents of these memories are undefined. That is, applications must execute the following instructions.

- Set display technique
- DCRAM data write
- ADRAM data write (If ADRAM is used.)
- CGRAM data write (If CGRAM is used.)
- Set AC address

After executing the above instructions, applications must turn on the display with a "display on/off control" instruction. Note that when applications turn off in the normal mode, applications must turn off the display with a "display on/off control" instruction. (See the detailed instruction descriptions.)

## Serial Data Transfer Format

- When CL is stopped at the low level


A10717

- When CL is stopped at the high level


A10718

- CCB address: 47 H
- D0 to D63: Instruction data

The data is acquired on the rising edge of the CL signal and latched on the falling edge of the CE signal. When transferring instruction data from the microcontroller, applications must assure that the time from the transfer of one set of instruction data until the next instruction data transfer is significantly longer than the instruction execution time.
Instruction Table

| Instruction | D0 D1...D39 | D40 D | D41 | 242 | D43 | D44 | D45 | D46 | D47 | D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 | Execution time *8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set display technique |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | DT1 | DT2 | x | x | 0 | 0 | 0 | 1 | $0 \mu \mathrm{~s}$ |
| Display on/off control |  | DG1 D | DG2 | DG3 | DG4 | DG5 | DG6 |  | DG8 | DG9 | DG10 | DG11 | DG12 | x | x | x | x | M | A | SC | BU | 0 | 0 | 1 | 0 | $0 \mu \mathrm{~s} / 27 \mathrm{ss}$ *9 |
| Display shift |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | M | A | R/L | x | 0 | 0 | 1 | 1 | $27 \mu s$ |
| Set AC address |  |  |  |  |  |  |  |  |  | DAO | DA1 | DA2 | DA3 | DA4 | DA5 | x | x | Rao | RA1 | RA2 | RA3 | 0 | 1 | 0 | 0 | $27 \mu \mathrm{~s}$ |
| DCRAM data write *6 |  | ACO A | AC1 A | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | DAO | DA1 | DA2 | DA3 | DA4 | DA5 | X | x | IM | x | x | x | 0 | 1 | 0 | 1 | $27 \mu \mathrm{~s}$ |
| ADRAM data write *7 |  | AD1 A | AD2 | AD3 | AD4 | AD5 | x | x | x | RaO | RA1 | RA2 | RA3 | x | x | x | x | IM | x | x | $x$ | 0 | 1 | 1 | 0 | $27 \mu s$ |
| CGRAM data write | CD1 CD2....CD40 | CD41 C | CD42 C | C43 | CD44 | CD45 | x | x | x | CAO | CA1 | CA2 | СА3 | CA4 | CA5 | CA6 | CA7 | x | X | X | x | 0 | 1 | 1 | 1 | 27 us |

Notes:* 6 . The data format differs when the "DCRAM data write" instruction is executed in the increment mode (IM=1).
*7. The data format differs when the "ADRAM data write" instruction is executed in the increment mode (IM = 1).
(See detailed instruction descriptions.)
8. The execution times listed here apply
Example: When fosc $=210 \mathrm{kHz}$
The execution time $=300 \mathrm{kHz}$. The execution times differ when the oscillator frequency fosc differs.
$27 \mu \mathrm{~s} \times \frac{300}{210}=39 \mu \mathrm{~s}$
*9. When the power saving mode $(B U=1)$ is set, the execution time is $27 \mu \mathrm{~s}$ ( when $\mathrm{f}_{\mathrm{osc}}=300 \mathrm{kHz}$ ).

## Detailed Instruction Descriptions

- Set display technique ... <Sets the display technique>

| Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| DT1 | DT2 | X | X | 0 | 0 | 0 | 1 |

DT1, DT2: Setting the display technique

| DT1 | DT2 | Display technique | Output pins |  | Note: *10. Sn ( $\mathrm{n}=59,60$ ): Segment outputs $\operatorname{COMn}(\mathrm{n}=9,10)$ : Common outputs |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | S60/COM9 | S59/COM10 |  |
| 0 | 0 | 1/8 duty, 1/4 bias drive | S60 | S59 |  |
| 1 | 0 | 1/9 duty, 1/4 bias drive | COM9 | S59 |  |
| 0 | 1 | 1/10 duty, 1/4 bias drive | COM9 | COM10 |  |

- Display on/off control ... <Turns the display on or off>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 | D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| DG1 | DG2 | DG3 | DG4 | DG5 | DG6 | DG7 | DG8 | DG9 | DG10 | DG11 | DG12 | X | X | X | X | M | A | SC | BU | 0 | 0 | 1 | 0 |

M, A: Specifies the data to be turned on or off.

| M | A | Display operating state |
| :---: | :---: | :--- |
| 0 | 0 | Both MDATA and ADATA are turned off (The display is forcibly turned off regardless of the DG1 to DG12 data.) |
| 0 | 1 | Only ADATA is turned on (The ADATA of display digits specified by the DG1 to DG12 data are turned on.) |
| 1 | 0 | Only MDATA is turned on (The MDATA of display digits specified by the DG1 to DG12 data are turned on.) |
| 1 | 1 | Both MDATA and ADATA are turned on (The MDATA and ADATA of display digits specified by the DG1 to DG12 data are turned on.) |

Note: *11. MDATA, ADATA
$5 \times 7$ dot matrix display
$5 \times 8$ dot matrix display
$5 \times 9$ dot matrix display




A10719

DG1 to DG12: Specifies the display digit

| Display digit | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display digit data | DG1 | DG2 | DG3 | DG4 | DG5 | DG6 | DG7 | DG8 | DG9 | DG10 | DG11 | DG12 |

For example, if DG1 to DG6 are 1, and DG7 to DG12 are 0 , then display digits 1 to 6 will be turned on, and display digits 7 to 12 will be turned off (blanked).

SC: Controls the common and segment output pins.

| SC | Common and segment output pin states |
| :---: | :--- |
| 0 | Output of LCD drive waveforms |
| 1 | Fixed at the $\mathrm{V}_{\text {SS }}$ level (all segments off) |

Note: *12. When SC is 1 , the S1 to S60 and COM1 to COM10 output pins are set to the VSS level, regardless of the M, A, and DG1 to DG12 data.

BU: Controls the normal mode and power saving mode.

| BU | Mode |
| :---: | :--- |
| 0 | Normal mode |
| 1 | Power saving mode <br> (In this mode, the OSCI and OSCO pins oscillator is stopped, and the common and segment pins are set to the $V_{S S}$ level. In this mode, <br> instructions other than the "display on/off control" instruction cannot be executed. Thus applications must set the LSI to normal mode before <br> executing any of the other instructions.) |

- Display shift ... <Shifts the display>

| Code |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |  |
| M | A | R/L | X | 0 | 0 | 1 | 1 |  |
| X: don't care |  |  |  |  |  |  |  |  |

M, A: Specifies the data to be shifted

| M | A | Shift operating state |
| :---: | :---: | :--- |
| 0 | 0 | Neither MDATA nor ADATA is shifted |
| 0 | 1 | Only ADATA is shifted |
| 1 | 0 | Only MDATA is shifted |
| 1 | 1 | Both MDATA and ADATA are shifted |

R/L: Shift direction specification

| R/L | Shift direction |
| :---: | :---: |
| 0 | Left shift |
| 1 | Right shift |

- Set AC address... <Specifies the DCRAM and ADRAM address for AC>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | RAO | RA1 | RA2 | RA3 | 0 | 1 | 0 | 0 |

## DA0 to DA5: DCRAM address

| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LSB |  |  |  |  |  |
| Least significant bit |  |  |  |  |  |$\quad$ MSB

Most significant bit

## RA0 to RA3: ADRAM address

| RA0 | RA1 | RA2 | RA3 |
| :---: | :---: | :---: | :---: |
| LSB <br> Least significant bit | MSB |  |  |
| Most significant bit |  |  |  |

This instruction loads the 6-bit DCRAM address DA0 to DA5 and the 4-bit ADRAM address RA0 to RA3 into the AC.

- DCRAM data write ... <Specifies the DCRAM address and stores data at that address>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 | D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | IM | X | X | X | 0 | 1 | 0 | 1 |

DA0 to DA5: DCRAM address

| DA0 | DA1 | DA2 | DA3 | DA4 | DA5 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| LSB |  |  |  |  |  |
| Least significant bit |  |  |  |  |  |

AC0 to AC7: DCRAM data (character code)

| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB |  |  |  |  |  |  |  |
| Least significant bit |  |  |  |  |  |  |  | MSB

Most significant bit

This instruction writes the 8 bits of data AC0 to AC7 to DCRAM. This data is a character code, and is converted to a $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix display data using CGROM or CGRAM.

IM: Setting the method of writing data to DCRAM

| IM | DCRAM data write method |
| :---: | :--- |
| 0 | Normal DCRAM data write (Specifies the DCRAM address and writes the DCRAM data.) |
| 1 | Increment mode DCRAM data write (Increments the DCRAM address by +1 each time data is written to DCRAM.) |

Notes: *13.

- DCRAM data write method when $\mathrm{IM}=0$


A10720

- DCRAM data write method when IM = 1 (Instructions other than the "DCRAM data write" instruction cannot be executed.)


Data format at (1) (24 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 | D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | DA0 | DA1 | DA2 | DA3 | DA4 | DA5 | X | X | IM | X | X | X | 0 | 1 | 0 | 1 |

Data format at (2) (8 bits)

| Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 |

Data format at (3) (16 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AC0 | AC1 | AC2 | AC3 | AC4 | AC5 | AC6 | AC7 | 0 | X | X | X | 0 | 1 | 0 | 1 |

- ADRAM data write ... <Specifies the ADRAM address and stores data at that address>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 | D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AD1 | AD2 | AD3 | AD4 | AD5 | X | X | X | RA0 | RA1 | RA2 | RA3 | X | X | X | X | IM | X | X | X | 0 | 1 | 1 | 0 |

## RA0 to RA3: ADRAM address

| RA0 | RA1 | RA2 | RA3 |
| :---: | :---: | :---: | :---: |
| LSB |  |  |  |
| Least significant bit | MSB |  |  |
| Most significant bit |  |  |  |

AD1 to AD5: ADATA display data
In addition to the $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix display data (MDATA), this LSI supports direct display of the five accessory display segments provided in each digit as ADATA. This display function does not use CGROM or CGRAM. The figure below shows the correspondence between the data and the display. When $\mathrm{ADn}=1$ (where n is an integer between 1 and 5) the segment corresponding to that data will be turned on.

| 0 |  |  |
| :---: | :---: | :---: |
| $\mathrm{S} 5 \mathrm{~m}+1$ |  | S5m+5 ( m is an integer between |
| $\square$ |  |  |
|  |  | $\square$ |
|  |  | - |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  | + | ------- |


| ADATA | Corresponding output pin |
| :---: | :--- |
| AD1 | $\mathrm{S} 5 \mathrm{~m}+1$ ( m is an integer between 0 and 11) |
| AD2 | $\mathrm{S} 5 \mathrm{~m}+2$ |
| AD3 | $\mathrm{S} 5 \mathrm{~m}+3$ |
| AD4 | $\mathrm{S} 5 \mathrm{~m}+4$ |
| AD5 | $\mathrm{S} 5 \mathrm{~m}+5$ |

A10722

IM: Setting the method of writing data to ADRAM

| IM | ADRAM data write method |
| :---: | :--- |
| 0 | Normal ADRAM data write (Specifies the ADRAM address and writes the ADRAM data.) |
| 1 | Increment mode ADRAM data write (Increments the ADRAM address by +1 each time data is written to ADRAM.) |

Notes: *14.

- ADRAM data write method when $\mathrm{IM}=0$


A10723

- ADRAM data write method when IM $=1$ (Instructions other than the "ADRAM data write" instruction cannot be used.)


Data format at (4) (24 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 | D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AD1 | AD2 | AD3 | AD4 | AD5 | X | X | X | RA0 | RA1 | RA2 | RA3 | X | X | X | X | IM | X | X | X | 0 | 1 | 1 | 0 |

Data format at (5) (8 bits)

| Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AD1 | AD2 | AD3 | AD4 | AD5 | X | X | X |

Data format at (6) (16 bits)

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| AD1 | AD2 | AD3 | AD4 | AD5 | X | X | X | 0 | X | X | X | 0 | 1 | 1 | 0 |

## LC75811E, 75811W

- CGRAM data write ... <Specifies the CGRAM address and stores data at that address>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 | D12 | D13 | D14 | D15 |
| CD1 | CD2 | CD3 | CD4 | CD5 | CD6 | CD7 | CD8 | CD9 | CD10 | CD11 | CD12 | CD13 | CD14 | CD15 | CD16 |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D16 | D17 | D18 | D19 | D20 | D21 | D22 | D23 | D24 | D25 | D26 | D27 | D28 | D29 | D30 | D31 |
| CD17 | CD18 | CD19 | CD20 | CD21 | CD22 | CD23 | CD24 | CD25 | CD26 | CD27 | CD28 | CD29 | CD30 | CD31 | CD32 |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D32 | D33 | D34 | D35 | D36 | D37 | D38 | D39 | D40 | D41 | D42 | D43 | D44 | D45 | D46 | D47 |
| CD33 | CD34 | CD35 | CD36 | CD37 | CD38 | CD39 | CD40 | CD41 | CD42 | CD43 | CD44 | CD45 | X | X | X |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D48 | D49 | D50 | D51 | D52 | D53 | D54 | D55 | D56 | D57 | D58 | D59 | D60 | D61 | D62 | D63 |
| CA0 | CA1 | CA2 | CA3 | CA4 | CA5 | CA6 | CA7 | X | X | X | X | 0 | 1 | 1 | 1 |

## CA0 to CA7: CGRAM address

| CA0 | CA1 | CA2 | CA3 | CA4 | CA5 | CA6 | CA7 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB |  |  |  |  |  |  |  |
| Least significant bit |  |  |  |  |  |  |  |

CD1 to CD45: CGRAM data ( $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix display data)
The bit CDn (where $n$ is an integer between 1 and 45) corresponds to the $5 \times 7,5 \times 8$, or $5 \times 9$ dot matrix display data. The figure below shows that correspondence. The dots for which the corresponding data CDn is 1 will be turned on.

| $C D 1$ | $C D 2$ | $C D 3$ | $C D 4$ | $C D 5$ |
| :---: | :---: | :---: | :---: | :---: |
| $C D 6$ | $C D 7$ | $C D 8$ | $C D 9$ | $C D 10$ |
| $C D 11$ | $C D 12$ | $C D 13$ | $C D 14$ | $C D 15$ |
| $C D 16$ | $C D 17$ | $C D 18$ | $C D 19$ | $C D 20$ |
| $C D 21$ | $C D 22$ | $C D 23$ | $C D 24$ | $C D 25$ |
| $C D 26$ | $C D 27$ | $C D 28$ | $C D 29$ | $C D 30$ |
| $C D 31$ | $C D 32$ | $C D 33$ | $C D 34$ | $C D 35$ |
| $C D 36$ | $C D 37$ | $C D 38$ | $C D 39$ | $C D 40$ |
| $C D 41$ | $C D 42$ | $C D 43$ | $C D 44$ | $C D 45$ |

Note:*15. CD1 to CD35: $5 \times 7$ dot matrix display data CD1 to CD40: $5 \times 8$ dot matrix display data CD1 to CD45: $5 \times 9$ dot matrix display data

## Notes on the Power On and Power Off Sequences

- At power on: Logic block power supply ( $\mathrm{V}_{\mathrm{DD}}$ ) on $\rightarrow \mathrm{LCD}$ driver block power supply $\left(\mathrm{V}_{\mathrm{LCD}}\right)$ on
- At power off: LCD driver block power supply ( $\mathrm{V}_{\mathrm{LCD}}$ ) off $\rightarrow$ Logic block power supply ( $\mathrm{V}_{\mathrm{DD}}$ ) off

However, if the logic and LCD driver block use a shared power supply, then the power supplies can be turned on and off at the same time.


Initial state settings

- $\mathrm{t} 1 \geq 0$
- 2 > 0
- $\mathrm{t} 3 \geq 0$ ( $\mathrm{t} 2>\mathrm{t} 3$ )
- $\mathrm{t}_{\text {WRES }}$..... $1 \mu \mathrm{~s}$ min
- Set display technique
- DCRAM data write
- ADRAM data write (If ADRAM is used.)
- CGRAM data write (If CGRAM is used.)
- Set AC address

Figure 3

1/8 Duty, 1/4 Bias Drive Technique


1/9 Duty, 1/4 Bias Drive Technique


1/10 Duty, 1/4 Bias Drive Technique


## Sample Application Circuit 1

1/8 Duty, 1/4 Bias Drive (For use with normal panels)


A10729

## Sample Application Circuit 2

1/8 Duty, 1/4 Bias Drive (For use with large panels)


## Sample Application Circuit 3

1/9 Duty, 1/4 Bias Drive (For use with normal panels)


A10731

## Sample Application Circuit 4

1/9 Duty, 1/4 Bias Drive (For use with large panels)


## Sample Application Circuit 5

1/10 Duty, 1/4 Bias Drive (For use with normal panels)


## Sample Application Circuit 6

1/10 Duty, 1/4 Bias Drive (For use with large panels)


## LC75811E, 75811W

Sample Correspondence between Instructions and the Display (When the LC75811-8715 is used)

| No. | LSB Instruction (hexadecimal) MSB |  |  |  |  |  | Display | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D40 to D43 | D44 to D47 | D48 to D51 | D52 to D55 | D56 to | D60 to D63 |  |  |
| 1 | Power application <br> (Initialization with the $\overline{\mathrm{RES}}$ pin.) |  |  |  |  |  |  | Initializes the IC. <br> The display is in the off state. |
| 2 | Set display technique |  |  |  |  |  |  | Sets to 1/8 duty $1 / 4$ bias display drive technique |
|  |  |  |  |  | 0 | 8 |  | Sess to $1 / 8$ duty $1 / 4$ bias display dive technique |
| 3 | DCRAM data write (increment mode) |  |  |  |  |  |  |  |
|  | 0 | 2 | 0 | 0 | 1 | A |  | es the display data to DCRAM address 00 H |
| 4 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data "S" to DCRAM address 01H |
|  |  |  |  |  | 3 | 5 |  | tes the display data $S$ to DCRAM address 01 H |
| 5 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data "A" to DCRAM address 02H |
|  |  |  |  |  | 1 | 4 |  | Wries the display data $A$ to DCRAM adress 02 H |
| 6 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data " N " to DCRAM address 03 H |
|  |  |  |  |  | E | 4 |  | Writes the display data N to DCRAM address 03 H |
| 7 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data "Y" to DCRAM address 04H |
|  |  |  |  |  | 9 | 5 |  |  |
| 8 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data "O" to DCRAM address 05H |
|  |  |  |  |  | F | 4 |  | Wries the display data |
| 9 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data "" to DCRAM address 06 H |
|  |  |  |  |  | 0 | 2 |  | Wries the display data to DCRAM address 06 H |
| 10 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data "L" to DCRAM address 07H |
|  |  |  |  |  | C | 4 |  | Writes the display data L to DCRAM address 07 H |
| 11 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data " S " to DCRAM address 08H |
|  |  |  |  |  | 3 | 5 |  | Wries the display data ${ }^{\text {S }}$ to DCRAM address 08 H |
| 12 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data "" to DCRAM address 09H |
|  |  |  |  |  | 9 | 4 |  | Wries the display data to DCRAM address 00H |
| 13 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data " " to DCRAM address 0A |
|  |  |  |  |  | 0 | 2 |  | Wries the display data to DCRAM address OAH |
| 14 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data "" to DCRAM address 0BH |
|  |  |  |  |  | 0 | 2 |  | Wries the display data to DCRAM address OBH |
| 15 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data "L" to DCRAM address 0CH |
|  |  |  |  |  | C | 4 |  | Wries the display data Lo DCRAM adress 0CH |
| 16 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data "C" to DCRAM address ODH |
|  |  |  |  |  | 3 | 4 |  | Wries the display data C' to DCRAM address ODH |
| 17 | DCRAM data write (increment mode) |  |  |  |  |  |  |  |
|  |  |  |  |  | 7 | 3 |  | Writes the display data 7 to DCRAM address OEH |
| 18 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data " 5 " to DCRAM address 0FH |
|  |  |  |  |  | 5 | 3 |  | Writes the display data 5 to DCRAM address 0 H |
| 19 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data " 8 " to DCRAM address 10H |
|  |  |  |  |  | 8 | 3 |  | Writes the display data 8 to DCRAM address 10 H |
| 20 | DCRAM data write (increment mode) |  |  |  |  |  |  |  |
|  |  |  |  |  | 1 | 3 |  | Writes the display data 1 to DCRAM address 11 H |
| 21 | DCRAM data write (increment mode) |  |  |  |  |  |  | Writes the display data "1" to DCRAM address 12H |
|  | - | - | 1 | 3 | 0 | A |  | Wries the display data 1 to DCRAM adress $12 H$ |

Continued on next page.

Continued from preceding page.

| No. | LSB Instruction (hexadecimal) MSB |  |  |  |  |  | Display | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D40 to D43 | D44 to D47 | D48 to D51 | D52 to D55 | D56 to D59 | D60 to D63 |  |  |
| 22 | Set AC address |  |  |  |  |  |  | Loads the DCRAM address 00 H and the ADRAM address 0 H into AC |
|  | , |  | 0 | 0 | 0 | 2 |  |  |
| 23 | Display on/off control |  |  |  |  |  | S A N Y L S I | Turns on the LCD for all digits (12 digits) in MDATA |
|  | F | F | F | X | 1 | 4 |  |  |
| 24 | Display shift |  |  |  |  |  | S A N Y O L S I L | Shifts the display (MDATA only) to the left |
|  |  |  |  |  | 1 | C |  |  |
| 25 | Display shift |  |  |  |  |  | A N Y O L S I L C | Shifts the display (MDATA only) to the left |
|  |  |  |  |  | 1 | C |  |  |
| 26 | Display shift |  |  |  |  |  | N Y O L S I L C 7 | Shifts the display (MDATA only) to the left |
|  |  |  |  |  | 1 | C |  |  |
| 27 | Display shift |  |  |  |  |  | Y O L S I L C 7 5 | Shifts the display (MDATA only) to the left |
|  |  |  |  |  | 1 | C |  |  |
| 28 | Display shift |  |  |  |  |  | O L S I L C 7 5 8 | Shifts the display (MDATA only) to the left |
|  |  |  |  |  | 1 | C |  |  |
| 29 | Display shift |  |  |  |  |  | L S L L C 7581 | Shifts the display (MDATA only) to the left |
|  |  |  |  |  | 1 | C |  |  |
| 30 | Display shift |  |  |  |  |  | LS I L C 75811 | Shifts the display (MDATA only) to the left |
|  |  |  |  |  | 1 | C |  |  |
| 31 | Display on/off control |  |  |  |  |  |  | Set to power saving mode, turns off the LCD for all digits |
|  | 0 | 0 | 0 | X | 8 | 4 |  |  |
| 32 | Display on/off control |  |  |  |  |  | LS I | Turns on the LCD for all digits (12 digits) in MDATA |
|  | F | F | F | X | 1 | 4 |  |  |
| 33 | Set AC address |  |  |  |  |  | SANYOLS I | Loads the DCRAM address 00 H and the ADRAM address OH into AC |
|  | , |  | 0 | 0 | 0 | 2 |  |  |

Note: *16. This example above assumes the use of 12 digits $5 \times 7$ dot matrix LCD. CGRAM and ADRAM are not used.
LC75811－8715 Character Font（Standard）

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ＊ | $\sim$ | ${ }^{\circ}$ |  | － |  |  |  | － |  |  |  |  |  |  |  |
|  | 嘅 | 緗 |  | 既新 | ， |  | （1） | $\cdots$ |  |  | 5 |  |  | \％ |  |  |
|  | $*$ | $\cdots$ | ＊ | ${ }^{4}$ |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | \％ |  |  |  |  | ${ }^{\text {dosita }}$ |  | \％ |  | ： |  |  |  |  |
|  | ＂ | $\square$ |  | \％ | ＋ |  | $\pi$ |  |  |  |  | $\square$ |  |  |  |  |
|  | 限 |  | 险 | 限闆 |  | \％ | 8 | 13， |  | H\％ |  | ＊${ }^{\text {max }}$ |  | 8 |  |  |
|  | $\cdots$ | ${ }^{+}$ | $\therefore$ | ＂ |  | ＋ |  |  |  |  |  | $\pm$ |  |  |  |  |
|  |  | 枚 | \％ | 闆 |  | 根茹 | ＊＊ |  | 3matis | － |  | ： 18 | $888 \times 1$ |  |  |  |
|  | －－ | A | r |  |  |  |  |  |  |  |  |  |  | $\kappa$ |  |  |
| \％ | \％ |  | 㬐 |  | 整8 |  |  |  | 昰路 |  |  | 28 |  | 䦳 |  |  |
|  |  |  |  | － |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 蒳 | 8 |  | 8 | 8 | 888 | \％ | 8 |  | 樶雨 |  | 8ist | （ 48 | ， |  |
|  | ＊ | ： | ． |  | － | － | 。 |  | － |  | ＝ |  |  |  |  |  |
|  | 號 |  | 限新 | 砤期 |  | 號 |  | ＊ | \％ | ． | 888 |  |  |  | 183m |  |
|  | $\cdots$ | $\pi$ | － |  |  |  |  |  |  |  | a | $\bigcirc$ | ar | $\cdots$ | － |  |
|  | ＋2 | 硍 |  | 818 | 88 |  | 8 | 3 | 28 | \％ | 18 | $1{ }^{2}$ | 哏哏 | 硍 |  |  |
|  |  | 0 |  |  |  |  |  |  |  |  |  |  | － |  |  |  |
| \％ | \％ | 䁂 | 8 | 8． | 造 | 8188 |  | \％ | 筬 |  | 8 | \％ | 相 |  |  |  |
|  |  | － | $\bigcirc$ |  |  |  |  |  | $\cdots$ | － |  | $\cdots$ | $\rightarrow$ |  |  |  |
|  |  | \％ | \％ |  | 88888 | \％ | \＃ | \％ | \％381 |  |  |  |  |  | 8 |  |
|  | $a$ |  | $\square$ | $\cdots$ |  | － |  |  | ${ }^{*}$ |  | « | － | ＊ | － |  |  |
|  | \％ |  |  | 183 | 哏 | 開雨 |  | 維 |  |  |  | 8 |  | （3） |  |  |
|  | $\bullet$ | $\bigcirc$ | $\cdots$ |  | － |  | 4 |  |  | ${ }_{4}$ |  | ＊ | $\cdots$ |  |  |  |
|  |  | ${ }^{\text {kxixz}}$ |  |  | ${ }^{4}$ |  | （1） | 紋8 | ${ }_{\text {anmax }}$ |  |  |  | （1） | 即8 |  | ： |
|  | － | $\xrightarrow{-}$ |  |  |  |  |  |  |  |  |  |  |  |  | $\wedge$ |  |
|  |  |  | \％ | \％縅 | 8 | 紱 | 88： | \％ | 888 | 8 | 8 | 8 | \％ |  |  |  |
|  |  |  |  | － | $\cdots$ |  | － |  |  | － | ＊ | ＋ |  |  |  |  |
|  |  | \％ |  |  | 成哏 |  | 噗 |  |  |  |  | （18888 | 䣨緌 |  |  |  |
| 8 | $\bigcirc$ | c | ＋ | H |  |  | － |  | － |  |  |  |  |  |  |  |
|  | － | ๔ | ® | 王 | 区 | ๔ | E | 区 | ¢ | 흘 | E | 【 | 뜰 | き | 또즈N | ® |
|  |  | ¢ | \％ | 亏 | 응 | 흥 | 응 | \＃ | \％ | ＂ | 을 | 한 | 알 | 할 | 일 | E |

$\square$ Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

■ SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1998. Specifications and information herein are subject to change without notice.

