

**RF Signal Processor for CD Players**

**Description**


The CXA2581N is an RF signal processing IC for compact disc players.

**Features**

- Wide band RF signal processing
- RF system VCA circuit
- RF system equalizer (supports CAV mode)
- Supports pickups with built-in RF summing amplifier
- Low current consumption mode (EQ Pass mode)
- RW/ROM switching mode
- Center error amplifier
- Output DC level shift circuit
- TE balance adjustment function

**Functions**

- RF AC summing amplifier, equalizer, VCA
- RF DC summing amplifier
- Focus error amplifier
- Tracking error amplifier
- Center error amplifier
- Automatic power control
- VC buffer amplifier (analog block, digital block)



**Absolute Maximum Ratings**

• Supply voltage	V <sub>CC</sub>	7	V
• Storage temperature	T <sub>stg</sub>	-65 to +150	°C
• Allowable power dissipation	P <sub>D</sub>	620	mW


**Operating Conditions**

- Operating supply voltage range  
 V<sub>CC</sub> – GND    3.4 to 5.5    V  
 (0V ≤ V<sub>CC</sub> – DV<sub>CC</sub> < 2V)

**Note)** Care should be taken for the operating voltage.  
See page 18.


- Operating temperature    T<sub>opr</sub>    -30 to +85    °C

**Pin Configuration**



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



## Pin Description

Pin No.	Symbol	I/O	Description
1	LD	O	APC amplifier output.
2	PD	I	APC amplifier input.
3	EQ_IN	I	RFAC system VCA block and EQ block input.
4	AC_SUM	O	RFAC system RF SUM output.
5	GND	I	GND.
6	A	I	A signal input.
7	B	I	B signal input.
8	C	I	C signal input.
9	D	I	D signal input.
10	E	I	E signal input.
11	F	I	F signal input.
12	SW	I	Mode switching signal input.
13	DVcc	I	DVcc.
14	DVC	O	DVC output.
15	RFAC	O	RFAC signal output.
16	FE	O	Focus error signal output.
17	FEI	I	FE amplifier virtual ground.
18	TE	O	Tracking error signal output.
19	TE_BAL	I	TE balance adjustment.
20	CE	O	Center error signal output.
21	CEI	I	CE amplifier virtual ground.
22	Vcc	I	Vcc.
23	RFG	I	RFAC system VCA block low frequency gain adjustment.
24	BST	I	EQ boost level adjustment.
25	VFC	I	EQ cut-off frequency adjustment.
26	RFC	I	EQ cut-off frequency adjustment.
27	VC	O	VC voltage output.
28	RFDCO	O	RFDC signal output.
29	RFDCI	I	RFDC amplifier virtual ground.
30	DC_OFST	I	RFDC signal output offset adjustment.

Pin Description

Pin No.	Symbol	I/O	Equivalent circuit	Description
1	LD	O		APC amplifier output.
2	PD	I		APC amplifier input.
3	EQ_IN	I		Equalizer circuit input.
4	AC_SUM	O		RFAC summing amplifier output.
5	GND	—	—	GND.

Pin No.	Symbol	I/O	Equivalent circuit	Description
6	A	I		RF summing amplifier and focus error amplifier input.
7	B	I		
8	C	I		
9	D	I		
10	E	I		Tracking error amplifier input.
11	F	I		
12	SW	I		CD-ROM/RW switching input. RW when connected to Vcc, ROM when connected to GND.
13	DVcc	—	—	Digital power supply.
14	DVC	O		$(DV_{cc} + GND)/2$ voltage output.

Pin No.	Symbol	I/O	Equivalent circuit	Description
15	RFAC	O		RFAC amplifier output.
16	FE	O		Focus error amplifier output.
17	FEI	I		Focus error amplifier gain adjustment. The gain is adjusted by the external resistance value connected between this pin and Pin 16.
18	TE	O		Tracking error amplifier output.
19	TE_BAL	I		Tracking error E and F gain balance adjustment.
20	CE	O		Center error amplifier output.
21	CEI	I		Center error amplifier gain adjustment. The gain is adjusted by the external resistance value connected between this pin and Pin 20.

Pin No.	Symbol	I/O	Equivalent circuit	Description
22	Vcc	—	—	Vcc. (AVcc)
23	RFG	I		Sets the RFAC low frequency gain.
24	BST	I		Input for adjusting the equalizer circuit boost level.
25	VFC	I		Input for adjusting the equalizer circuit boost frequency with the control voltage.
26	RFC	I		Input for adjusting the equalizer circuit boost frequency with external resistance.
27	VC	O		$(V_{cc} + GND)/2$ voltage output.


Pin No.	Symbol	I/O	Equivalent circuit	Description
28	RFDC	O		RFDC amplifier output.
29	RFDCI	I		RFDC amplifier gain adjustment. The gain is adjusted by the external resistance value connected between this pin and Pin 28.
30	DC_OFST	I		RFDC amplifier offset control.



**Description of Functions**

• **RFAC**

The RF signal input by connecting capacitance to the EQ\_IN pin is equalized, arithmetically amplified and then output from the RFAC pin.



Low frequency gain  
 AC\_SUM: 13dB (both ROM/RW)  
 VCA to RFAC ROM: 0dB  
 RW: 12dB

The EQ can be bypassed by connecting the BST control pin (Pin 24) to Vcc. In this case only the EQ block enters sleep mode and low power consumption mode (slim mode) is activated. The low frequency gain is the same value as for EQ ON mode.

If RF (summing signal) is present at the pickup output pin, input the addition output signal to EQ\_IN (Pin 3) coupled by capacitance.


When using a pickup without a summing output function, perform addition with the AC SUM block and then input the signal to EQ\_IN (Pin 3) coupled by capacitance.

RW/ROM switching is done by the VCA block, so either input method can be used without problem.

The RW gain is 12dB higher than the ROM gain.

The VCA low frequency gain can be adjusted by the RFG (Pin 23) voltage.

The control voltage vs. low frequency gain characteristics are shown in the graph to the right.




The RFAC pin (Pin 15) is an NPN transistor emitter follower output.

The maximum drive current is approximately 2mA.

If the load capacitance distorts the output waveform, connect resistance between Pin 15 and GND to increase the drive current.

• EQ



The diagram to the left shows the EQ internal block diagram.

The EQ consists of a combination of HPF and LPF. The HPF and LPF transmittance is the Bessel function. The boost gain can be adjusted by adjusting the HPF gain.

The boost frequency is adjusted by the RFC external resistance value and the VFC control voltage value.


RFC resistance value: The cut-off frequency  $f_o$  of each filter is adjusted by the Pin 26 external resistance value.

The VFC voltage can be varied using this  $f_o$  as the reference.


VFC voltage:  $f_o$  can be changed by the voltage applied to Pin 25.

The boost gain can be adjusted by the BST pin control voltage.

The control characteristics are shown in the graph below.




The cut-off frequency control characteristics are shown in the graph below.



• APC (Automatic Power Control)


When the laser diode is driven by a constant current, the optical power output has extremely large negative temperature characteristics. Therefore, the current must be controlled to maintain the monitor photo diode output at a constant level. This control is performed by the APC function.



• Focus Error

The signals input to the A and C pins and the B and D pins are arithmetically amplified and the focus error signal is output.

This circuit has RW/ROM switching and offset addition functions.



$$FE = \text{Gain} \{ (B + D) - (A + C) \}$$


Low frequency gain ROM: 16dB  
RW: 28dB

Cut-off frequency  $f_c$  (typ.) ROM: 300kHz  
RW: 300kHz

• Tracking Error

The signals input to the E and F pins are arithmetically amplified and the tracking error signal is output.

This circuit has RW/ROM switching and offset addition functions.




$$TE = \text{Gain} (F - E)$$

Low frequency gain ROM: 16dB  
RW: 28dB


TE balance adjustment  
F - E low frequency gain =  $\pm 6\text{dB}$

External resistance value vs. Low frequency gain




• VC Buffer

This outputs the VC ((1/2) Vcc) voltage.  
 The maximum output current is approximately ±3mA.  
 Use this voltage as the analog block VC voltage.




• DVC Buffer

This outputs the 1/2 DVcc voltage.  
 The maximum output current is approximately ±3mA.  
 Use this voltage as the digital block VC voltage.  
 The output DC voltage of each block is level shifted using the DVC voltage as the reference.



• RFDC

The signals input to the A, B, C and D pins are added, amplified and the RFDC signal is output. RW/ROM switching and low frequency gain adjustment are possible.




RFDC = Gain (A + B + C + D)  
 Low frequency gain ROM: 17.5dB  
                             RW: 29.5dB  
 fc (Typ) ROM: 20MHz  
                             RW: 5MHz

The gain can be adjusted by the external resistance connected between Pins 28 and 29.  
 The output voltage offset can be adjusted by controlling the Pin 30 voltage.

• **Center Error**

The signals input to the A and D pins and the B and C pins are arithmetically amplified and the center error signal is output.

RW/ROM switching, low frequency gain adjustment and offset adjustment are possible.




The (B + C) – (A + D) signal is arithmetically amplified.  
 Low frequency gain ROM: 16dB  
 RW: 28dB

Cut-off frequency  $f_c$  (typ.)  
 ROM: 200kHz  
 RW: 200kHz

• **Output Offset Shift**


The RFDC, FE, TE and CE output DC voltages are level shifted to the digital VC voltage (DVC). The reference voltage of this IC is the VC voltage, and only the output reference voltage changes. The maximum output voltage of each output signal should be kept to the digital Vcc voltage (DVcc) or less in order to protect the DSP\_IC.



The VC and DVC voltages are arithmetically amplified and output as the VOFST voltage. The VOFST voltage serves as the level shift reference voltage, and is distributed to each block.

• **SW**

This controls the laser (APC) on/off, active/sleep mode, and RW/ROM mode switching. Switching is controlled by the voltage applied to the SW pin.



The VC buffer is always in active mode even if it enters sleep mode. In the function block, MODE\_SW is always set to active mode.

Control voltage \ Item	APC	Active/Sleep	RW/ROM
Vcc	ON	Active	RW
VC or Hi-Z	OFF	Sleep	—
GND	ON	Active	ROM












Notes on Supply Voltage




Vcc voltage value at which the waveform is clipped when DVcc is fixed



The voltage difference between Vcc (Pin 22) and DVcc (Pin 13) should be kept to the value shown in the graph above or less.

- Example)** When DVcc = 2.5V  
 From the graph, Vcc = 4.5V  
 Therefore, Vcc should be from 3.4 to 4.5V.  
 (3.4V is the minimum operating voltage for the IC.)

Electrical Characteristics Measurement Circuit









Application Circuits




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.


Characteristics Graphs




TE frequency response



APC I/O characteristics




CE frequency response



Package Outline Unit: mm

30PIN SSOP (PLASTIC)



NOTE: Dimension "\*" does not include mold protrusion.

PACKAGE STRUCTURE

SONY CODE	SSOP-30P-L01
EIAJ CODE	SSOP030-P-0056
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.1g

NOTE : PALLADIUM PLATING

This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).