DM54L72 AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs

General Description

Connection Diagram

This device contains a positive pulse triggered master-slave J-K flip-flop with complementary outputs. Multiple J and K inputs are ANDed together to produce the internal J and K function for the flip-flop. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the AND gates is transferred to the master. While the clock is high the AND gate

Dual-In-Line Package

inputs are disabled. On the negative transition of the clock the data from the master is transferred to the slave. The logic state of the J and K inputs must not be allowed to change while the clock is in the high state. Data is transferred to the outputs on the falling edge of the clock pulse. A low logic level on the preset or clear inputs sets or resets the outputs regardless of the logic levels of the other inputs.

Function Table

		Inp	outs		Out	puts
PR	CLR	CLK	J (Note 1)	K (Note 1)	Q	Q
L	н	Х	Х	Х	н	L
н	L	х	Х	X	L	Н
L	L	Х	X	X	H*	H*
н	н	л	L	L	Q ₀	\overline{Q}_{o}
н	н	л	н	L	н	L
н	н	Л	L	н	L	Н
н	Н	Л	Н	Н	Τος	ggle

Note 1: J = (J1)(J2)(J3), K = (K1)(K2)(K3)

L = Low Logic Level

GND

TI /F/6629-1

 $\Box =$ Positive pulse. The J and K inputs must be held constant while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse.

 $\mathsf{Q}_{\mathsf{O}}=\mathsf{The}$ output logic level before the indicated input conditions were established.

 * = This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level.

Toggle = Each output changes to the complement of its previous level on each complete high level clock pulse.

Order Number DM54L72J or DM54L72W See NS Package Number J14A or W14B

13

© 1995 National Semiconductor Corporation TL/F/6629

RRD-B30M105/Printed in U. S. A.

DM54L72 AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs

June 1989

NC

CLR

11

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	8V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54L	-55°C to +125°C
Storage Temperature Range	-65° C to $+150^{\circ}$ C


Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guarateed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions DM54L72 Symbol Parameter Units Min Nom Max V_{CC} Supply Voltage 4.5 5 5.5 ۷ ۷ 2 V_{IH} High Level Input Voltage Low Level Input Voltage V_{IL} Clock 0.6 v 0.7 Others High Level Output Current -0.2 IOH mΑ Low Level Output Current 2 mΑ IOL Clock Frequency (Note 2) 0 6 MHz f_{CLK} Pulse Width (Note 2) Clock High 100 tw Clock Low 100 ns Preset Low 100 Clear Low 100 t_{SU} Input Setup Time (Notes 1 & 2) 0↑ ns Input Hold Time (Notes 1 & 2) 0↓ t_H ns -55 °C Free Air Operating Temperature 125 T_A Note 1: The symbols (\uparrow , \downarrow) indicate the edge of the clock pulse used for reference: \uparrow for rising edge, \downarrow for falling edge. Note 2: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

2

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Unit	
V _{OH}	High Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min, I}_{OH} = \text{Max} \\ V_{IL} &= \text{Max, V}_{IH} = \text{Min} \end{split}$		2.4	3.3		v	
V _{OL}	Low Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min}, \text{I}_{OL} = \text{Max} \\ V_{IL} &= \text{Max}, \text{V}_{IH} = \text{Min} \end{split}$				0.15	0.3	v
lı	Input Current @ Max	V _{CC} = Max		J, K			100	μA
	Input Voltage	$V_{I} = 5.5V$		Clear			200	
				Preset		20	200	
				Clock			200	
IIH	High Level Input	$V_{CC} = Max$		J, K			10	
	Current	$V_{I} = 2.4V$		Clear			20	μΑ
				Preset			20	
				Clock			-200	
IL	Low Level Input	$V_{CC} = Max$		J, K			-0.18	- mA
	Current	$V_{I} = 0.3V$		Clear			-0.36	
				Preset			-0.36	
				Clock			-0.36	
				V _{CC} = Max				
los	Short Circuit Output Current	V _{CC} = Max			-3		-15	mA
CC Note 1: All typi Note 2: With a	$\label{eq:constraint} \begin{array}{c} Output Current\\ \hline Supply Current\\ \hline icals are at V_{CC} = 5V, T_A = 25\\ II outputs open, I_{CC} is measured\\ \hline \end{array}$	$V_{CC} = Max$ (°C. with the Q and \overline{Q} out	tputs high in turn		measuremen		1.44 grounded.	mA
Note 2: With a Switch	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	$V_{CC} = Max ($ C. with the Q and \overline{Q} out tiCS at $V_{CC} = {$	tputs high in turn	25°C (See S	measurement	the clock input is	1.44 grounded. ms and Outp	mA ut Load)
ICC Note 1: All typi Note 2: With a	$\label{eq:constraint} \begin{array}{c} Output Current\\ \hline Supply Current\\ \hline icals are at V_{CC} = 5V, T_A = 25\\ II outputs open, I_{CC} is measured\\ \hline \end{array}$	$V_{CC} = Max ($ C. with the Q and \overline{Q} out tiCS at $V_{CC} = {$	tputs high in turn 5V and $T_A =$	25°C (See S	measurement	the clock input is Test Wavefor 4 k Ω , C _L = 50	1.44 grounded. ms and Outp	mA ut Load)
Note 1: All typi Note 2: With a Switchi	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	$V_{CC} = Max$ (*c. with the Q and \overline{Q} out tics at $V_{CC} = \xi$	tputs high in turn 5V and T _A = From (Ir	25°C (See S	measurement action 1 for RL =	the clock input is Test Wavefor 4 k Ω , C _L = 50	1.44 grounded. ms and Outp	mA ut Load)
Note 1: All typi Note 2: With a Switchi Symbol	Output Current Supply Current icals are at V _{CC} = 5V, T _A = 25 Il outputs open, I _{CC} is measured ing Characteris	$V_{CC} = Max (l)$ "C. with the Q and \overline{Q} out tiCS at $V_{CC} = l$ ter equency Time	tputs high in turn 5V and T _A = From (Ir	25°C (See Sonnput)	measurement ection 1 for R _L = Min	the clock input is Test Wavefor $4 k\Omega, C_L = 50$ N	1.44 grounded. ms and Outp	mA ut Load) Units
ICC Note 1: All typi Note 2: With a Switchi Symbol f _{MAX}	Output Current Supply Current icals are at V _{CC} = 5V, T _A = 25 II outputs open, I _{CC} is measured ing Characteris Parame Maximum Clock Fr Propagation Delay	$V_{CC} = Max$ (°C. with the Q and \overline{Q} out tiCS at $V_{CC} = 8$ ter equency Time Output Time	tputs high in turn 5V and T _A = From (Ir To (Out	25°C (See Sinput)	measurement ection 1 for R _L = Min	the clock input is Test Wavefor $4 k\Omega, C_L = 50$ N	1.44 grounded. ms and Outp pF lax	mA ut Load) Units MHz
ICC Note 1: All typi Note 2: With a Switchi Symbol f _{MAX} t _{PLH}	Output Current Supply Current icals are at V _{CC} = 5V, T _A = 25 II outputs open, I _{CC} is measured ing Characteris Parame Maximum Clock Fr Propagation Delay Low to High Level Propagation Delay	$V_{CC} = Max ($ *C. with the Q and \overline{Q} out tiCS at $V_{CC} = $ ter equency Time Output Time Output Level Output	tputs high in turn 5V and T _A = From (Ir To (Out Prese to C Prese	25°C (See Son pout)	measurement ection 1 for R _L = Min	the clock input is Test Wavefor 4 kΩ, C _L = 50	1.44 grounded. ms and Outp pF lax	Units MHz ns
ICC Note 1: All typi Note 2: With a Switchi Symbol f _{MAX} tPLH tPHL	Output Current Supply Current icals are at V _{CC} = 5V, T _A = 25 il outputs open, I _{CC} is measured ing Characteris Parame Maximum Clock Fr Propagation Delay Low to High Level Propagation Delay High to Low Level Propagation Delay High to Low Level	$V_{CC} = Max (i^{\circ}C.$ with the Q and \overline{Q} out tiCS at $V_{CC} = g$ ter equency Time Output Time Output Level Output Dutput Time	tputs high in turn 5V and T _A = From (In To (Out Prese to C Prese to C Clear	25°C (See Sinput)	measurement ection 1 for R _L = Min	the clock input is Test Wavefor 4 kΩ, C _L = 50 N	1.44 grounded. ms and Outp pF lax 75 50	ut Load) Units MHz ns
ICC Note 1: All typi Note 2: With a Switchi Symbol f _{MAX} tPLH tPHL tPLH	Output Current Supply Current icals are at V _{CC} = 5V, T _A = 25 il outputs open, I _{CC} is measured ing Characteris Maximum Clock Fr Maximum Clock Fr Propagation Delay Low to High Level 0 Propagation Delay High to Low Level 0 Propagation Delay Low to High Level 0 Propagation Delay	$V_{CC} = Max (i)$ •c. with the Q and \overline{Q} out tiCS at $V_{CC} = 4$ ter equency Time Output Time Output Level Output Dutput Time Output Time Output Time Output Time Output Time Output	tputs high in turn 5V and T _A = From (In To (Out Press to C Press to C Clea to C Clea	25°C (See Son pour)	measurement ection 1 for R _L = Min	the clock input is Test Wavefor $4 k\Omega, C_L = 50$ N 1 1 1	1.44 grounded. ms and Outp pF lax 75 50 75	ut Load) Units MHz ns ns

3



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications