



### THIS PRODUCT HAS REACHED END OF LIFE

# Programmable Long-Delay Push-Button Reset Controller for Consumer Equipment

#### **FEATURES & APPLICATIONS**

- De-Bounced Reset Input with up to 40 Second Programmable Delay Time
- External Push-Button Control Provides a Reliable End-User System Reset Function
- Reset Signal at 3.0V with a Programmable Timeout Period
- Brownout Warning Signal whenever the supply dips below 3.1V
- Programmable Glitch Filtering of Brownout Warning (BAD\_PWR#) and Reset Function
- 8 Pin SOIC Package
- 6 ball *Ultra* CSP<sup>™</sup> (Chip-Scale) Package

#### **Applications**

- Satellite and Cable-TV Set-top box
- Handheld PCs, Cameras, Camcorders, PDAs
- Security/Medical Alert Systems

#### INTRODUCTION

The SMR100 programmable reset controller is designed for consumer applications specified by Satellite-TV set-top box standards. The SMR100 provides a satellite box controller solution during initial setup, changing programming cards and/or system reset needs without removing power. The part can accommodate a long-delay hold down of an external reset push-button using an internal programmable debounced timer. The part is factory programmed, however, multiplexed programming pins are also provided for in-system programming for prototype purposes.

The required hold down time is programmable from 0.325 to 40 Sec with an internal on-chip oscillator. Accurate warning of a 3.1V brownout condition (BAD\_PWR#), and a programmable reset (RESET\_OUT#) timeout period when the VDD supply pin reaches 3.0V are also provided. During a reset (RESET\_OUT#), the part enables the "BAD\_PWR#" or brownout warning output until the reset has cleared. A programmable glitch filter avoids nuisance tripping of the internal comparators.

#### SIMPLIFIED APPLICATIONS DRAWING




Figure 1 – Applications Schematic using the SMR100 to supervise the supply to digital components. As shown, the SMR100 is designed to use a minimum of external components.

© SUMMIT Microelectronics, Inc. 2004 • 1717 Fox Drive • San Jose CA 95131 • Phone 408 436-9890 • FAX 408 436-9897

The Summit Web Site can be accessed by "right" or "left" mouse clicking on the link: http://www.summitmicro.com/

2076 1 6 06/30/04

#### **GENERAL DESCRIPTION**

The SMR100 is a programmable Reset Controller for Consumer Equipment used to monitor the power supply in  $\mu P$  and digital systems. It provides excellent circuit reliability and low cost by eliminating external components and adjustments when used with +3.3V powered circuits. The device performs several functions: it first asserts a 'bad power' signal and then a reset signal whenever the VDD supply voltage declines below two preset thresholds, keeping it asserted for a programmable time period after VDD has risen above the reset threshold. The part also provides a programmable delay push button input for manual system reset.

The open-drain RESET\_OUT# and BAD\_PWR# outputs have on-chip 100K pull-up resistors and do not require external pull-up resistors unless more drive current is needed (see figure 3). The RESET\_OUT# and BAD\_PWR# comparators are designed to ignore fast transients on VDD, and the outputs are guaranteed to be in the correct logic state for VDD down to 1V. Low supply current makes the SMR100 ideal for use in portable equipment. The RESET\_IN# input includes a programmable hold-down delay timer for use with a push button switch for consumer equipment such as set-top boxes and PCs.

A microprocessor's ( $\mu$ P's) reset input starts the  $\mu$ P in a known state. The SMR100 asserts a reset to prevent

code -execution errors during power-up, power-down, or UnderVoltage (UV) conditions. It asserts a RESET\_OUT# signal whenever the VDD supply voltage declines below a 3.0V threshold, keeping it asserted for a programmable period after VDD has risen above the reset threshold. It also asserts a Bad Power signal to warn of an impending reset or brownout condition to allow time for the system to save data before a reset occurs. The BAD\_PWR# signal is also asserted whenever RESET\_OUT# is asserted to prevent erroneous or false Bad Power warnings during initial turn-on.

In addition to issuing a reset to the  $\mu P$  during power-up, power-down, and brownout conditions, the SMR100 is immune to short-duration VDD transients (glitches) due to a programmable glitch filter. Typically, a VDD transient of 100mV less than the reset threshold and lasting for a duration less than the programmed glitch filter setting will not cause a reset pulse. A 0.1µF bypass capacitor mounted as close as possible to the VDD pin provides additional transient immunity. Since the BAD\_PWR# and RESET\_OUT# outputs are open drain, the device interfaces easily with µPs that have bidirectional-reset pins. Connecting the RESET\_OUT# output directly to the µP's RESET pin allows either the µP or the SMR100 to assert a reset.




Figure 2 - SMR100 Operation and timing diagram



### **INTERNAL BLOCK DIAGRAM**




Figure 3 - SMR100 Controller Internal Block Diagram.





# PACKAGE AND PIN CONFIGURATION

6 Ball *Ultra* CSP™

Bottom View

8 Pin SOIC Top View

PROG GND

RESET\_IN#

A1 A2 B1 B2

VDD RESET\_OUT#

BAD\_PWR#



# **PIN DESCRIPTIONS**

| CSP<br>Pin<br>Number | SOIC<br>Pin<br>Number | Pin<br>Type | Pin Name   | Pin Description  |  |  |
|----------------------|-----------------------|-------------|------------|--|--|--|
| A1                   | 1                     | ı           | PROG       | High voltage programming pin. Set to 12V in programming mode. Connected to ground if not used.   |  |  |
| A2                   | 8                     | PWR         | VDD        | Positive supply voltage.   |  |  |
| B1                   | 4                     | PWR         | GND        | Ground pin.  |  |  |
| B2                   | 5                     | 0           | RESET_OUT# | Open Drain active low Reset Out indicator. Internally connected to VDD through a 100K $\Omega$ resistor.   |  |  |
| C1                   | 3                     | I           | RESET_IN#  | De-bounced push button switch input. Internally connected to VDD through a $100 \text{K}\Omega$ resistor. Also used as the Data input programming pin when the PROG pin is set to 12V. |  |  |
| C2                   | 6                     | 0           | BAD_PWR#   | Open Drain active low Bad Power indicator. Internally connected to VDD through a $100 \text{K}\Omega$ resistor.  |  |  |
| NA                   | 2,7                   | NC          | NC         | No Connect   |  |  |



### **SMR100**

Preliminary Information

### **ABSOLUTE MAXIMUM RATINGS**

| Temperature Under Bias               | 55°C to 125°C |
|--------------------------------------|---------------|
| Storage Temperature                  | 65°C to 125°C |
| Terminal Voltage with Respect to GNI | <b>)</b> :    |
| V <sub>DD</sub>                      | 0.3V to 6.0V  |
| PROG, RESET_IN#                      | 0.3V to 16.0V |
| All Others                           | VDD + 0.7V    |
| Output Short Circuit Current         | 100mA         |
| Reflow Solder Temperature (30 secs)  | 240°C         |
| ESD Rating per JEDEC                 |               |
| Latch-Up testing per JEDEC           | ±100mA        |
|                                      |               |

Note - The device is not guaranteed to function outside its operating rating. Stresses listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions outside those listed in the operational sections of the specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability. Devices are ESD sensitive. Handling precautions are recommended.

### RECOMMENDED OPERATING CONDITIONS

| Temperature Range (Commercial) | 5°C to +70°C             |
|--------------------------------|--------------------------|
| Supply Voltage                 | 3.3V +/-10% <sup>1</sup> |
| Programming Supply Voltage     |                          |

Note 1 – The device can operate over a supply range of 2.7V to 5.5V.

| Package Thermal Resistance ( $\theta_{JA}$ ) |         |
|--|---------|
| 8 Pin SOIC                                   | 23°C/W  |
| 6 Ball <i>Ultra</i> CSP <sup>™</sup>         | TBD°C/W |

Moisture Classification Level 1 (MSL 1) per J-STD- 020

#### **RELIABILITY CHARACTERISTICS**

| Data Retention | 100 Years      |
|----------------|----------------|
| Endurance      | 100,000 Cycles |

### **DC OPERATING CHARACTERISTICS**

(Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND.)

| Symbol          | Parameter   | Notes                                       | Min.    | Тур. | Max     | Unit |
|-----------------|---|---|---------|------|---------|------|
| $V_{DD}$        | Supply Voltage Range  |   | 2.7     | 3.3  | 5.5     | V    |
| $V_{PROG}$      | Programming Supply Voltage Range  |   | 10.0    | 12.0 | 15.0    | V    |
| $V_{RT}$        | Reset Threshold   |   | 2.95    | 3.0  | 3.05    | V    |
| $V_{BPT}$       | Bad Power Warning Threshold   |   | 3.05    | 3.1  | 3.15    | V    |
| I <sub>DD</sub> | Power Supply Current  | VDD = 3.3V, no<br>RESET_OUT# in<br>progress |         | 100  | 200     | μА   |
| V <sub>IH</sub> | Input High Voltage  | VDD = 3.3V                                  | 0.9xVDD |      | VDD     | V    |
| V <sub>IL</sub> | Input Low Voltage   | VDD = 3.3V                                  |         |      | 0.1xVDD | V    |
| V <sub>OL</sub> | Programmable Active High or Low<br>Open Drain Outputs (RESET_OUT#,<br>BAD_PWR#) | ISINK = 1mA                                 | 0       |      | 0.4     | V    |
| I <sub>OL</sub> | Output Low Current  |   | 0       |      | 1.0     | mA   |



# **AC OPERATING CHARACTERISTICS**


(Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND.)

| Symbol                 | Parameter                                   | Notes                     | Min. | Тур.  | Max  | Unit |
|------------------------|---|---------------------------|------|-------|------|------|
| T <sub>RESET_OUT</sub> | Reset Timeout period                        | Programmed Default = 25ms | 0.8  | 1     | 1.2  | ms   |
|                        |   |                           | 20   | 25    | 30   | ms   |
|                        |   |                           | 80   | 100   | 120  | ms   |
|                        |   |                           | 160  | 200   | 240  | ms   |
|                        |   | Programmed Default = 4μs  | 3    | 4     | 5    | μS   |
|                        | Programmable glitch filter times            |                           | 4.5  | 6     | 7.5  | μS   |
| t <sub>GLITCH</sub>    |   |                           | 7.5  | 10    | 12.5 | μS   |
|                        |   |                           | 13.5 | 18    | 22.5 | μS   |
|                        | Programmable Reset Hold-Down<br>Delay times | Programmed Default = 10s  | 0.26 | 0.325 | 0.39 | S    |
|                        |   |                           | 0.5  | 0.625 | 0.75 | s    |
|                        |   |                           | 1    | 1.25  | 1.5  | s    |
|                        |   |                           | 2    | 2.5   | 3    | s    |
| t <sub>RESET_HD</sub>  |   |                           | 4    | 5     | 6    | s    |
|                        |   |                           | 8    | 10    | 12   | s    |
|                        |   |                           | 16   | 20    | 24   | s    |
|                        |   |                           | 32   | 40    | 48   | s    |




# **PACKAGE OUTLINE**

### 8 Pin SOIC Package



Ref. JEDEC MS-012


Inches (Millimeters)






## **PACKAGE OUTLINE (CONTINUED)**

# 6 Ball *Ultra* CSP<sup>™</sup> – Chip Scale Package





#### NOTES

- 1. SOLDER COMPOSITION IS Sn 63%, Pb 37%
- 2. MELTING POINT IS 182°C ± 2°C
- 3. PART IS LASER MARKED 0.3mm FONT HEIGHT.
  0.2mm FONT PITCH.
  WHITE MARKING
  DEPTH: 3 TO 8um
- 4. ALL DIMENSIONS ARE IN MILLIMETERS [mm]


SIDE VIEW




### **SMR100**

Preliminary Information

#### **PART MARKING**



#### **ORDERING INFORMATION**



The default device ordering number is SMR100E-100 and is programmed as described in the AC Operating Characteristics table on page 6 and tested over the commercial temperature range.

#### NOTICE

NOTE 1 - This is a Preliminary Information data sheet that describes a Summit product currently in pre-production with limited characterization.

Revision 1.6 - This document supersedes all previous versions. Data Sheet updates can be accessed by "right" or "left" mouse clicking on the link: http://www.summitmicro.com/

Device Errata sheets can be accessed by "right" or "left" mouse clicking on the link: http://www.summitmicro.com/errata/

SUMMIT Microelectronics, Inc. reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. SUMMIT Microelectronics, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user's specific application. While the information in this publication has been carefully checked, SUMMIT Microelectronics, Inc. shall not be liable for any damages arising as a result of any error or omission.

SUMMIT Microelectronics, Inc. does not recommend the use of any of its products in life support or aviation applications where the failure or malfunction of the product can reasonably be expected to cause any failure of either system or to significantly affect their safety or effectiveness. Products are not authorized for use in such applications unless SUMMIT Microelectronics, Inc. receives written assurances, to its satisfaction, that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; and (c) potential liability of SUMMIT Microelectronics, Inc. is adequately protected under the circumstances.

© Copyright 2004 SUMMIT MICROELECTRONICS, Inc. Programmable Analog for a Digital World™

*Ultra* CSP<sup>™</sup> is a registered name of FlipChip International, LLC.