# Differential Input, 1MSPS, 12-Bit ADC in $\mu \mathrm{SO}-8$ and $50-8$ 

## PreliminaryTechnical Data

## FEATURES

## Fast Throughput Rate: 1MSPS

## Specified for $V_{D D}$ of $3 V$ and $5 V$

## Low Power at max Throughput Rate:

3 mW typ at 833kSPS with 3 V Supplies
8 mW typ at 1MSPS with 5 V Supplies
Fully Differential Analog Input Wide Input Bandwidth:
70dB SINAD at 300kHz Input Frequency Flexible Power/ Serial ClockSpeed Management No Pipeline Delays
High Speed Serial Interface - SPI ${ }^{\mathrm{TM}} / \mathbf{Q S P I}{ }^{\mathrm{TM}} /$ MicroWire ${ }^{\text {TM } / ~ D S P ~ C o m p a t i b l e ~}$
Powerdown Mode: 1 $\mu \mathrm{A}$ max
8 Pin $\mu$ SOIC and SOIC Packages

## APPLICATIONS

Transducer Interface
Battery Powered Systems
Data Acquisition Systems
PortableInstrumentation
Motor Control
Communications

## GENERAL DESCRIPTION

The AD7450 is a 12-bit, high speed, low power, succes-sive-approximation (SAR) analog-to-digital converter featuring a fully differential analog input. It operates from a single 3 V or 5 V power supply and features throughput rates up to 833 kSPS or 1M SPS respectively.

This part contains a low-noise, wide bandwidth, differential track and hold amplifier ( $\mathrm{T} / \mathrm{H}$ ) which can handle input frequencies in excess of 1 MHz with the -3 dB point being 20 M Hz typically. The reference voltage for the AD 7450 is applied externally to the $\mathrm{V}_{\text {REF }}$ pin and can be varied from 100 mV to 2.5 V depending on the power supply and to suit the application. The value of the reference voltage determines the common mode voltage range of the part. With this truly differential input structure and variable reference input, the user can select a variety of input ranges and bias points.

The conversion process and data acquisition are controlled using $\overline{\mathrm{CS}}$ and the serial clock allowing the device to interface with M icroprocessors or DSPs. The input signals are sampled on the falling edge of $\overline{\mathrm{CS}}$ and the conversion is also initiated at this point.
$M$ icroW ire is a trademark of $N$ ational Semiconductor Corporation. SPI and QSPI are trademarks of M otorola, Inc.

REV. PrJ 27/02/02

FUNCTIONAL BLOCK DIAGRAM


The SAR architecture of this part ensures that there are no pipeline delays.

The AD7450 uses advanced design techniques to achieve very low power dissipation at high throughput rates.

## PRODUCT HIGHLIGHTS

1.Operation with either 3 V or 5 V power supplies.
2.H igh Throughput with Low Power Consumption. With a 3 V supply, the AD 7450 offers 3 mW typ power consumption for 833kSPS throughput.
3.Fully Differential Analog Input.
4.Flexible Power/Serial Clock Speed Management. The conversion rate is determined by the serial clock, allowing the power to be reduced as the conversion time is reduced through the serial clock speed increase. This part also features a shutdown mode to maximize power efficiency at lower throughput rates.
5.Variable Voltage Reference Input.
6.No Pipeline Delay.
7. Accurate control of the sampling instant via a $\overline{\mathrm{CS}}$ input and once off conversion control.
8. ENOB > 8 bits typ with 100 mV Reference.

## AD7450-SPECIFICATIONS ${ }^{1}$

( $\mathrm{V}_{\text {DD }}=2.7 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{f}_{\text {SCLK }}=15 \mathrm{MHz}, \mathrm{f}_{\mathrm{S}}=833 \mathrm{kHz}, \mathrm{V}_{\text {REF }}=1.25 \mathrm{~V}$;
$\mathrm{V}_{\text {DD }}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\text {SCLIK }}=18 \mathrm{MHz}, \mathrm{f}_{\mathrm{S}}=1 \mathrm{MHz}, \mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}$;
$V_{C M}{ }^{3}=V_{\text {REF }} ; \mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MRX, }}$ unless otherwise noted.)

| Parameter | A Version ${ }^{1}$ | B Version ${ }^{\text {+ }}$ | Units | TestConditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> Signal to (Noise + Distortion) Ratio (SINAD) ${ }^{2}$ <br> Total Harmonic Distortion (THD) ${ }^{2}$ Peak Harmonic or Spurious $\mathrm{Noise}{ }^{2}$ Intermodulation Distortion (IMD) ${ }^{2}$ <br> Second Order Terms <br> Third Order Terms <br> Aperture Delay ${ }^{3}$ <br> A perture Jitter ${ }^{3}$ <br> Full Power Bandwidth ${ }^{3}$ <br> Common Mode Rejection Ratio (CMRR) ${ }^{2}$ | $\begin{aligned} & 70 \\ & -80 \\ & -80 \\ & \\ & -78 \\ & -78 \\ & 10 \\ & 50 \\ & 20 \\ & 2.5 \\ & \text { T BD } \end{aligned}$ | 70 <br> -80 <br> -80 <br> -78 <br> -78 <br> 10 <br> 50 <br> 20 <br> 2.5 <br> TBD | $\begin{aligned} & d B \quad \min \\ & d B \quad \max \\ & d B \quad \max \\ & d B \text { typ } \\ & d B \text { typ } \\ & \text { ns typ } \\ & \text { ps typ } \\ & \text { M Hz typ } \\ & \text { M Hz typ } \\ & d B \end{aligned}$ | $\mathrm{F}_{\text {IN }}=300 \mathrm{kHz}$ Sine W ave, $\mathrm{f}_{\text {SAM PLE }}=833 \mathrm{kSPS}, 1 \mathrm{M} \mathrm{SPS}$ <br> @ -3 dB <br> @ -0.1 dB |
| DC ACCURACY <br> Resolution <br> Integral Nonlinearity (INL) ${ }^{2}$ <br> Differential Nonlinearity (DNL) ${ }^{2}$ <br> Zero Code Error ${ }^{2}$ <br> Positive Gain Error ${ }^{2}$ <br> $N$ egative $G$ ain Error ${ }^{2}$ | $\begin{aligned} & 12 \\ & \pm 2 \\ & \pm 1 \\ & \pm 5 \\ & \pm 5 \\ & \pm 5 \end{aligned}$ | $\begin{aligned} & 12 \\ & \pm 1 \\ & \pm 1 \\ & \pm 5 \\ & \pm 5 \\ & \pm 5 \end{aligned}$ | Bits <br> LSB max <br> LSB max <br> LSB max <br> LSB max <br> LSB max | Guaranteed No Missed Codes to 12 Bits . |
| ANALOG INPUT <br> Full Scale Input Span Absolute Input Voltage $V_{I N+}$ $V_{\text {IN. }}$ <br> DC Leakage Current Input Capacitance | $\begin{aligned} & \quad \begin{array}{l} \mathrm{V}_{\mathrm{IN}}+ \\ \mathrm{V}_{\mathrm{CM}}{ }^{3} \\ \mathrm{~V}_{\mathrm{CM}}{ }^{3} \\ \pm 1 \\ 20 \\ 5 \end{array} \end{aligned}$ | $\begin{aligned} & -\mathrm{V}_{\text {IN }}- \\ & \pm \mathrm{V}_{\text {REF }} / 2 \\ & \pm \mathrm{V}_{\text {REF/2 }} \\ & \pm 1 \\ & \pm 1 \\ & 20 \\ & 5 \end{aligned}$ | Volts <br> Volts <br> Volts <br> $\mu \mathrm{A} \max$ <br> pF typ <br> pF typ | $\begin{aligned} & 2 \times V_{\text {REF }}^{4} \\ & V_{C M}=V_{\text {REF }} \\ & V_{C M}=V_{\text {REF }} \end{aligned}$ <br> When in Track When in Hold |
| REFERENCE INPUT $V_{\text {Ref }}$ Input Voltage <br> DC Leakage Current $\mathrm{V}_{\text {REF }}$ Input Capacitance | $\begin{aligned} & 2.5^{5} \\ & 1.25^{6} \\ & \pm 1 \\ & 15 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 1.25 \\ & \pm 1 \\ & 15 \end{aligned}$ | Volts <br> Volts <br> $\mu \mathrm{A} \max$ pF typ | 5 V supply ( $\pm 1 \%$ tolerance for specified performance) <br> $3 \vee$ supply ( $\pm 1 \%$ tolerance for specified performance) |
| LOGIC INPUTS <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, VinL Input Current, $I_{\text {IN }}$ Input Capacitance, $\mathrm{C}_{\text {IN }}{ }^{7}$ | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 1 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 1 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{array}{ll}\text { V } \min \\ \text { V } & \text { max }\end{array}$ $\mu \mathrm{A} \max$ pF max | Typically $10 \mathrm{nA}, \mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| LOGIC OUTPUTS <br> Output High Voltage, $\mathrm{V}_{\mathrm{OH}}$ <br> Output Low Voltage, $\mathrm{V}_{\text {OL }}$ <br> Floating-State Leakage Current Floating-State Output Capacitance ${ }^{7}$ Output Coding | $\begin{aligned} & 2.8 \\ & 0.4 \\ & \pm 10 \\ & 10 \\ & \text { Two's Con } \end{aligned}$ | 2.8 0.4 $\pm 10$ 10 mplement |  $\mu \mathrm{A}$ max pF max | $\begin{aligned} & I_{\text {SOURCE }}=200 \mu \mathrm{~A} \\ & I_{\text {SINK }}=200 \mu \mathrm{~A} \end{aligned}$ |
| CONVERSION RATE <br> Conversion Time <br> Track/H old Acquisition Time ${ }^{8}$ <br> Throughput Rate ${ }^{9}$ | $\begin{aligned} & 16 \\ & 275 \\ & 1 \\ & 833 \end{aligned}$ | $\begin{aligned} & 16 \\ & 275 \\ & 1 \\ & 833 \end{aligned}$ | SCLK cycles <br> ns max <br> M SPS max <br> kSPS max | 888ns with an 18 MHz SCLK $1.07 \mu \mathrm{~s}$ with a 15 MHz SCLK Sine Wave input <br> @ $V_{D D}=5 V$ <br> $@ V_{D D}=3 \mathrm{~V}$ |


| Parameter | A Version ${ }^{1}$ | B Version ${ }^{1}$ | Units | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  |
| $V_{\text {D }}{ }_{8,10}$ | 3/5 | 3/5 | $V$ min/max | Range: $3 \mathrm{~V} \pm 10 \% ; 5 \mathrm{~V} \pm 5 \%$ |
| $\begin{aligned} & \text { IDD }{ }^{8,10} \\ & N \text { ormal } M \text { ode(Static) } \end{aligned}$ | 1 | 1 | mA typ | $V_{D D}=3 \mathrm{~V} / 5 \mathrm{~V}$. SCLK On or Off |
| N ormal M ode (Operational) | 2.6 | 2.6 | $m A \max$ | $V_{\text {DD }}=5 \mathrm{~V} . \mathrm{f}_{\text {SAMPLE }}=1 \mathrm{MSPS}$ |
|  | 2 | 2 | $m A \max$ | $\mathrm{V}_{\text {DD }}=3 \mathrm{~V} . \mathrm{f}_{\text {SAMPLE }}=833 \mathrm{kSPS}$ |
| Full Power-Down Mode | 1 | 1 | $\mu \mathrm{A}$ max | SCLK On or Off |
| Power Dissipation |  |  |  |  |
| Normal M ode (Operational) | ${ }^{13}$ | ${ }^{13}$ | mW max mW max | $V_{\text {DD }}=5 \mathrm{~V} . \mathrm{f}_{\text {SAMPLE }}=1 \mathrm{MSPS}$ $V_{\text {DD }}=3 \mathrm{~V} . \mathrm{f}_{\text {SAMPLE }}=833 \mathrm{SSPS}$ |
| Full Power-Down | 5 | 5 | $\mu \mathrm{W}$ max | $V_{\text {DD }}=5 \mathrm{~V}$. SCLK On or Off |
|  | 3 | 3 | $\mu \mathrm{W}$ max | $V_{D D}=3 \mathrm{~V}$. SCLK On or Off |

NOTES
${ }^{1}$ Temperature ranges as follows: A, B Versions: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ See 'T erminology' section.
${ }^{3}$ Common Mode Voltage. The input signal can be centered on any choice of dc Common Mode Voltage as long as this value is in the range specified in Figure 8.
${ }^{4}$ Because the input span of $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {IN }}$. are both $\mathrm{V}_{\text {REF }}$, and they are $180^{\circ}$ out of phase, the differential voltage is $2 \times \mathrm{V}_{\text {REF }}$.
${ }^{5} \mathrm{~T}$ he reference is functional from 100 mV and for 5 V supplies it can range up to TBDV (see 'Reference Section').
${ }^{6} \mathrm{~T}$ he reference is functional from 100 mV and for 3 V supplies it can range up to 2.2 V (see 'Reference Section').
${ }^{7}$ Sample tested @ $+25^{\circ} \mathrm{C}$ to ensure compliance.
${ }^{8}$ See POWER VERSUS THROUGHPUT RATE section.
${ }^{8} \mathrm{~T}_{\text {convert }}+\mathrm{T}_{\text {quiet }}$ (See 'Serial Interface Section')
${ }^{10} \mathrm{M}$ easured with a midscale DC input.
Specifications subject to change without notice.

## AD7450 : MING SPECIFICATONS 1,2 <br> ( $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{f}_{\text {SCLK }}=15 \mathrm{MHz}, \mathrm{f}_{\mathrm{S}}=833 \mathrm{kHz}, \mathrm{V}_{\text {REF }}=1.25 \mathrm{~V}$; $V_{D D}=4.75 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\text {SCLK }}=18 \mathrm{MHz}, \mathrm{f}_{\mathrm{S}}=1 \mathrm{MHz}, \mathrm{V}_{\text {REF }}=2.5 \mathrm{~V}$; $V_{C M}{ }^{3}=V_{\text {REF }} ; T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX, }}$ unless otherwise noted.)

| Parameter | Limit at $\mathrm{T}_{\text {min }}, \mathrm{T}_{\text {max }}$ |  | Units | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCLK }}{ }^{4}$ | 10 | 10 | kHz min MHz max |  |
|  | 15 | 18 |  |  |
| tconvert | $16 \times \mathrm{t}_{\text {sclk }}$ | $16 \times t_{\text {scLK }}$ |  | $\mathrm{t}_{\text {SCLK }}=1 / \mathrm{f}_{\mathrm{SCLK}}$ |
| $\mathrm{t}_{\text {Quiet }}$ | 1.07 | 0.88 50 | ${ }_{\text {us }}^{\text {ns min }}$ | Minimum Quiet Time between the End of a Serial Read and the Next Falling Edge of $\overline{\mathrm{CS}}$ |
| $\mathrm{t}_{1}$ | 10 | 10 | ns min | M inimum $\overline{\mathrm{CS}}$ Pulsewidth |
| $\mathrm{t}_{2}$ | 10 | 10 | ns min | $\overline{\mathrm{CS}}$ falling Edge to SCLK Falling Edge Setup Time |
| $\mathrm{t}_{3}{ }^{5}$ | 20 | 20 | ns max | D elay from CS Falling Edge Until SDATA 3-State Disabled |
| $\mathrm{t}_{4}{ }^{5}$ | 40 | 40 | ns max | Data Access Time After SCLK Falling Edge |
| $\mathrm{t}_{5}$ | 0.4 tsclk | 0.4 tsclk | ns min | SCLK High Pulse Width |
| $\mathrm{t}_{6}$ | $0.4 \mathrm{t}_{\text {sclk }}$ | 0.4 tsclk | ns min | SCLK Low Pulse Width |
| $\mathrm{t}_{7}$ | 10 | 10 | ns min | SCLK Edge to Data Valid Hold Time |
| $\mathrm{t}_{8}{ }^{6}$ | 10 | 10 | ns min | SCLK Falling Edge to SDATA 3-State Enabled |
|  | 45 | 45 | ns max | SCLK Falling Edge to SDATA 3-State Enabled |
| $\mathrm{t}_{\text {Power-UP }}{ }^{7}$ | TBD | TBD | $\mu \mathrm{s}$ max | Power-Up Time from Full Power-Down |

## NOTES

${ }^{1}$ Sample tested at $+25^{\circ} \mathrm{C}$ to ensure compliance. All input signals are specified with $\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of 1.6 Volts.
${ }^{2}$ See Figure 1 and the "Serial Interface" section.
${ }^{3}$ Common Mode Voltage.
${ }^{4} \mathrm{M}$ ark/Space ratio for the SCLK input is $40 / 60$ to $60 / 40$.
${ }^{5} \mathrm{M}$ easured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 2.4 V with $\mathrm{V}_{D D}=5 \mathrm{~V}$ and time for an output to cross 0.4 V or 2.0 V for $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$.
${ }^{6} \mathrm{t}_{8}$ is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2 . The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, $\mathrm{t}_{8}$, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading.
${ }^{7}$ See 'Power-up Time' Section.
Specifications subject to change without notice.


Figure 1. Serial Interface Timing Diagram

## ABSOLUTE MAXIMUM RATINGS ${ }^{1}$

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)

| $\mathrm{V}_{\mathrm{DD}}$ to GND ......................... -0.3 V to +7 V |  |
| :---: | :---: |
| $V_{\text {IN }}+$ to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $\mathrm{V}_{1 \text { - }}$ to GND ................. -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |  |
| Digital Input Voltage to GND ... -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |  |
| Digital Output Voltage to GND . -0.3 V to $\mathrm{V}_{\text {DD }}+0.3 \mathrm{~V}$ |  |
| $\mathrm{V}_{\text {REF }}$ to GND ....................... 0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ Input Current to Any Pin Except Supplies ${ }^{2} \ldots . . \pm 10 \mathrm{~mA}$ |  |
|  |  |
| Operating Temperature Range |  |
| Commercial (A, B Version) | $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range ........ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Junction Temperature . . . . . . . . . . . . . . . . . . . . $+150^{\circ} \mathrm{C}$ |  |
| SOIC, $\mu$ SOIC Package, Power Dissipation .... 450 mW |  |
| $\theta_{\text {JA }}$ Thermal Impedance .......... $157^{\circ} \mathrm{C} / \mathrm{W}$ (SO |  |
|  | $205.9^{\circ} \mathrm{C} / \mathrm{W}(\mu \mathrm{SOIC})$ |
| $\theta_{\mathrm{Jc}}$ Thermal Impedance | $56^{\circ} \mathrm{C} / \mathrm{W}$ (SOIC) |
|  | $43.74{ }^{\circ} \mathrm{C} / \mathrm{W}(\mu \mathrm{SOIC})$ |
| Lead Temperature, Soldering |  |
| Vapor Phase (60 secs) . . . . . . . . . . . . . . . . . $+215^{\circ} \mathrm{C}$ |  |
| Infared (15 secs) | $+220^{\circ} \mathrm{C}$ |
| ESD | T B D |

NOTES
${ }^{1}$ Stresses abovethoselisted under "A bsoluteM aximum R atings" may causepermanent damageto thedevice. Thisis astress rating only and functional operation of thedevice at these or any other conditions above thoselisted in theoperational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periodsmay affect devicereliability.
${ }^{2}$ Transient currents of up to 100 mA will not cause SCR latch up.


Figure 2. Load Circuit for Digital Output Timing Specifications

## ORDERING GUIDE

| Model | Range | Linearity Error (LSB) ${ }^{1}$ | Package Option ${ }^{4}$ | Branding Information |
| :---: | :---: | :---: | :---: | :---: |
| A D 7450AR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2$ LSB | SO-8 | AD 7450AR |
| AD 7450ARM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 2 \mathrm{LSB}$ | R M -8 | CPA |
| A D 7450 BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ LSB | SO-8 | AD 7450BR |
| AD 7450BR M | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1$ LSB | R M -8 | C PB |
| EVAL-AD $7450 \mathrm{CB}{ }^{2}$ | Evaluation Board |  |  |  |
| EVAL-CONTROL BRD23 | Controller Board |  |  |  |

## NOTES

${ }^{1}$ L inearity error here refersto I ntegral L inearity E rror.
${ }^{2}$ This can be used as a stand-alone evaluation board or in conjunction with the EVALUATION BOARD CONTROLLER for evaluation/demonstration purposes.
${ }^{3}$ EVALUATION BOARD CONTROLLER. This board is a complete unit allowing a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.
${ }^{4}$ SO $=$ SOIC; RM $=\mu$ SOIC

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7450 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautionsare recommended to avoid performance degradation or loss of functionality.


## PIN FUNCTION DESCRIPTION

| Pin No. | Pin Mnemonic | Function |
| :---: | :---: | :---: |
| 1 | $V_{\text {ReF }}$ | Reference Input for the AD7450. An external reference must be applied to this input. For a 5 V power supply, the reference is $2.5 \mathrm{~V}( \pm 1 \%)$ and for a 3 V power supply, the reference is $1.25 \mathrm{~V}( \pm 1 \%)$ for specified performance. This pin should be decoupled to GND with a capacitor of at least $0.1 \mu \mathrm{~F}$. See the 'Reference Section' for more details. |
| 2 | $\mathrm{V}_{\text {IN }+}$ | Positive Terminal for Differential Analog Input. |
| 3 | $V_{\text {IN }}$. | Negative Terminal for Differential Analog Input. |
| 4 | G N D | Analog Ground. Ground reference point for all circuitry on the AD7450. All analog input signals and any external reference signal should be referred to this GND voltage. |
| 5 | $\overline{\mathrm{C}} \overline{\mathrm{S}}$ | Chip Select. Active low logic input. This input provides the dual function of initiating a conversion on the AD7450 and framing the serial data transfer. |
| 6 | SDATA | Serial Data. Logic Output. The conversion result from the AD 7450 is provided on this output as a serial data stream. The bits are clocked out on the falling edge of the SCLK input. The data stream consists of four leading zeros followed by the 12 bits of conversion data which are provided MSB first. The output coding is two's complement. |
| 7 | SCLK | Serial Clock. Logic input. SCLK provides the serial clock for accessing data from the part. This clock input is also used as the clock source for the AD7450's conversion process. |
| 8 | $V_{\text {D D }}$ | Power Supply Input. $\mathrm{V}_{D D}$ is $3 \mathrm{~V}( \pm 10 \%)$ or $5 \mathrm{~V}( \pm 5 \%)$. This supply should be decoupled to GND with a $0.1 \mu \mathrm{~F}$ Capacitor and a $10 \mu \mathrm{~F}$ Tantalum Capacitor. |

PIN CONFIGURATION SOIC and $\mu$ SOIC


## AD7450

## TERMINOLOGY

## Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ( $\mathrm{f}_{\mathrm{s}} / 2$ ), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for an ideal N -bit converter with a sine wave input is given by:

Signal to $(\mathrm{N}$ oise + Distortion $)=(6.02 \mathrm{~N}+1.76) \mathrm{dB}$
Thus for a 12 -bit converter, this is 74 dB .

## Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the AD7450, it is defined as:

$$
\operatorname{THD}(\mathrm{dB})=20 \log \frac{\sqrt{\mathrm{~V}_{2}^{2}+\mathrm{V}_{3}^{2}+\mathrm{V}_{4}^{2}+\mathrm{V}_{5}^{2}+\mathrm{V}_{6}^{2}}}{\mathrm{~V}_{1}}
$$

where $\mathrm{V}_{1}$ is the rms amplitude of the fundamental and $\mathrm{V}_{2}$, $V_{3}, V_{4}, V_{5}$ and $V_{6}$ are the rms amplitudes of the second to the sixth harmonics.

## Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to $\mathrm{f}_{\mathrm{s}} / 2$ and excluding dc ) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it will be a noise peak.

## Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of $\mathrm{mfa} \pm \mathrm{nfb}$ where $\mathrm{m}, \mathrm{n}=0,1,2,3$, etc. Intermodulation distortion terms are those for which neither $m$ nor $n$ are equal to zero. For example, the second order terms include ( $\mathrm{fa}+\mathrm{fb}$ ) and ( $\mathrm{fa}-\mathrm{fb}$ ), while the third order terms include ( $2 \mathrm{fa}+\mathrm{fb}$ ), ( $2 \mathrm{fa}-\mathrm{fb}$ ), (fa +2 fb ) and ( $\mathrm{fa}-2 \mathrm{fb}$ ).

The AD7450 is tested using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in dBs .

## Aperture Delay

This is the amount of time from the leading edge of the sampling clock until the ADC actually takes the sample.

## Aperture Jitter

This is the sample to sample variation in the effective point in time at which the actual sample is taken.

## Full Power Bandwidth

The full power bandwidth of an ADC is that input frequency at which the amplitude of the reconstructed fundamental is reduced by 0.1 dB or 3 dB for a full scale input.

## Common Mode Rejection Ratio (CMRR)

The Common Mode Rejection Ratio is defined as the ratio of the power in the ADC output at full-scale frequency, $f$, to the power of a 200 mV p-p sine wave applied to the Common Mode Voltage of $\mathrm{V}_{\mathrm{IN}+}$ and $\mathrm{V}_{\mathrm{IN}}$. of frequency fs:

```
CMRR (dB) = 10log(Pf/Pfs)
```

Pf is the power at the frequncy f in the ADC output; Pfs is the power at frequency fs in the ADC output.

## Integral Nonlinearity (INL)

This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function.

## Differential Nonlinearity (DNL)

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

## Zero Code Error

This is the deviation of the midscale code transition (111... 111


## Positive Gain Error

This is the deviation of the last code transition ( $011 \ldots . .110$ to $011 \ldots 111$ ) from the ideal $\mathrm{V}_{\text {IN }+}-\mathrm{V}_{\text {IN }}$ ( (i.e., $+\mathrm{V}_{\text {REF }}-1 L S B$ ), after the Zero Code Error has been adjusted out.

## Negative Gain Error

This is the deviation of the first code transition (100... 000 to 100...001) from the ideal $\mathrm{V}_{\text {IN }+}-\mathrm{V}_{\text {IN }}$ - (i.e., $-\mathrm{V}_{\text {REF }}+1 L S B$ ), after the Zero Code Error has been adjusted out.

## Track/Hold Acquisition Time

The track/hold amplifier returns into track mode on the 13th SCLK rising edge (see the "Serial Interface Section"). The track/hold acquisition time is the minimum time required for the track and hold amplifier to remain in track mode for its output to reach and settle to within 0.5 LSB of the applied input signal.

## Power Supply Rejection (PSR)

The power supply rejection ratio is defined as the ratio of the power in the ADC output at full-scale frequency, $f$, to the power of a 200 mV p-p sine wave applied to the ADC $V_{D D}$ supply of frequency fs.

$$
\operatorname{PSRR}(\mathrm{dB})=10 \log (\mathrm{Pf} / \mathrm{Pfs})
$$

Pf is the power at frequency $f$ in the ADC output; Pfs is the power at frequency fs in the ADC output.

## PERFORMANCE CURVES

TPC 1 and TPC 2 show the typical FFT plots for the AD 7450 with $V_{D D}$ of 5 V and $3 \mathrm{~V}, 1 \mathrm{MHz}$ and 833 kHz sampling frequency respectively and an input frequency of 300 kHz .


TPC 1. AD7450 Dynamic Performance at 1MSPS with $V_{D D}=5 \mathrm{~V}$


TPC 2. AD7450 Dynamic Performance at 833ksps with

$$
V_{D D}=3 V
$$

TPC 3 shows the signal-to-(noise+distortion) ratio performance versus the analog input frequency for various supply voltages while sampling at 1M SPS $\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%\right)$ and $833 \mathrm{kSPS}\left(\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V} \pm 10 \%\right)$.


TPC 3. SINAD vs Analog Input Frequency for Various Supply Voltages TBD

TPC 4 shows the power supply rejection ratio versus supply ripple frequency for the AD 7450 . Here, a 200 mV p-p sine wave is coupled onto the $\mathrm{V}_{\mathrm{DD}}$ supply. A 10nF decoupling capacitor was used on the supply and a $1 \mu \mathrm{~F}$ decoupling capacitor was used on $\mathrm{V}_{\text {ReF }}$.


TPC 4. Power Supply Rejection (see Terminology Section) vs. Supply Ripple Frequency at 5V and 3V TBD

TPC 5 and TPC 6 show typical DNL plots for the $A D 7450$ with $V_{D D}$ of 5 V and $3 \mathrm{~V}, 1 \mathrm{MHz}$ and 833 kHz sampling frequency respectively and an input frequency of 300 kHz .


TPC 5 Typical Differential Nonlinearity (DNL) $V_{D D}=5 \mathrm{~V}$


TPC 6 Typical Differential Nonlinearity (DNL) VDD $=3 V$

TPC 7 and TPC 8 show typical INL plots for the AD 7450 with $V_{D D}$ of 5 V and $3 \mathrm{~V}, 1 \mathrm{MHz}$ and 833 kHz sampling frequency respectively and an input frequency of 300 kHz .


TPC 7 Typical Integral Nonlinearity (INL) $V_{D D}=5 \mathrm{~V}$


TPC 8 Typical Integral Nonlinearity (INL) $V_{D D}=3 V$

TPC 9 and TPC 10 show the change in DNL versus $V_{\text {REF }}$ for $V_{D D}$ of 5 V and 3.3 V respectively.


TPC 9.Change in DNL vs Reference Voltage $V_{D D}=5 \mathrm{~V}$


TPC 10. Change in DNL vs Reference Voltage $V_{D D}=3.3 V^{*}$

TPC 11 and TPC 12 show the change in INL versus $\mathrm{V}_{\text {Ref }}$ for $\mathrm{V}_{\mathrm{DD}}$ of 5 V and 3.3 V respectively.


TPC 11. Change in INL vs Reference Voltage $V_{D D}=5 \mathrm{~V}$


TPC 12. Change in INL vs Reference Voltage $V_{D D}=3.3 V^{*}$
*See 'Reference Section

TPC 13 shows the change in Zero Code Error versus the Reference Voltage for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ and 3.3 V .


TPC 13. Change in Zero Code Error vs Reference Voltage $V_{D D}=5 \mathrm{~V}$ and $3.3 \mathrm{~V}^{*}$

TPC 14 shows a histogram plot for 10000 conversions of a dc input using the AD 7450 with $V_{D D}=5 \mathrm{~V}$. Both ana$\log$ inputs were set to $\mathrm{V}_{\text {ref }}$, which is the center of the code transition.


TPC 14. Histogram of 10000 conversions of a DC Input with $V_{D D}=5 \mathrm{~V}$

TPC 15 shows a histogram plot for 10000 conversions of a dc input for $V_{D D}$ of 3 V . As in TPC 14, both inputs are set to $\mathrm{V}_{\text {REF }}$. Both plots indicate good noise performance as the majority of codes appear in one output bin.


TPC 15. Histogram of 10000 conversions of a DC Input with

$$
V_{D D}=3 V
$$

TPC 16 shows the Effective Number of Bits (ENOB) versus the Reference Voltage for $V_{D D} 5 \mathrm{~V}$ and 3.3 V . Note that the AD 7450 has an ENOB of greater than 8 -bits typically when $V_{\text {REF }}=100 \mathrm{mV}$.


TPC 16. Change in ENOB vs Reference Voltage

$$
V_{D D}=5 \mathrm{~V} \text { and } 3.3 \mathrm{~V}^{*}
$$

*See Reference Section.

TPC 17 shows the Common Mode Rejection Ratio versus supply ripple frequency for the AD7450 for both $\mathrm{V}_{\mathrm{DD}}=$ 5 V and 3 V . Here a 200 mV p-p sine wave is coupled onto the Common M ode Voltage of $\mathrm{V}_{I N+}$ and $\mathrm{V}_{I N}$..


TPC 17. CMRR versus Frequency for $V_{D D}=5 \mathrm{~V}$ and 3 V

## CIRCUIT INFORMATION

The AD7450 is a fast, low power, single supply, 12-bit successive approximation analog-to-digital converter (ADC). It can operate with a 5 V and 3 V power supply and is capable of throughput rates up to 1M SPS and 833 kSPS when supplied with a 18 MHz or 15 MHz clock respectively. This part requires an external reference to be applied to the $\mathrm{V}_{\text {ReF }}$ pin, with the value of the reference chosen depending on the power supply and to suit the application.

When operated with a 5 V supply, the maximum reference that can be applied to the part is 2.5 V and when operated with a 3 V supply, the maximum reference that can be applied to the part is 2.2 V . (See 'Reference Section').

The AD7450 has an on-chip differential track and hold amplifier, a successive approximation (SAR) ADC and a serial interface, housed in either an 8-lead SOIC or $\mu$ SOIC package. The serial clock input accesses data from the part and also provides the clock source for the successive-approximation ADC. The AD 7450 features a power-down option for reduced power consumption between conversions. The power-down feature is implemented across the standard serial interface as described in the 'Modes of Operation' section.

## CONVERTER OPERATION

The AD7450 is a successive approximation ADC based around two capacitive DACs. Figures 3 and 4 show simplified schematics of the ADC in Acquisition and Conversion phase respectively. The ADC comprises of Control Logic, a SAR and two capacitive DACs. In
figure 3 (acquisition phase), SW3 is closed and SW1 and SW2 are in position A, the comparator is held in a balanced condition and the sampling capacitor arrays acquire the differential signal on the input.


Figure 3. ADC Acquisition Phase
When the ADC starts a conversion (figure 4), SW3 will open and SW1 and SW2 will move to position B, causing the comparator to become unbalanced. Both inputs are disconnected once the conversion begins. The Control Logic and the charge redistribution DACs are used to add and subtract fixed amounts of charge from the sampling capacitor arrays to bring the comparator back into a balanced condition. When the comparator is rebalanced, the conversion is complete. The Control Logic generates the ADC's output code. The output impedances of the sources driving the $\mathrm{V}_{\text {IN }}$ and the $\mathrm{V}_{\text {IN }}$. pins must be matched otherwise the two inputs will have different settling times, resulting in errors.


Figure 4. ADC Conversion Phase

## ADC TRANSFER FUNCTION

The output coding for the AD7450 is two's complement. The designed code transitions occur at successive LSB values (i.e. $1 \mathrm{LSB}, 2 \mathrm{LSB}$, etc.) and the LSB size is $2 \mathrm{x} \mathrm{V}_{\mathrm{REF}} / 4096$. The ideal transfer characteristic of the AD7450 is shown in figure 5.


ANALOG INPUT
( $\mathrm{V}_{\mathrm{IN}+}{ }^{-} \mathrm{V}_{\mathrm{IN}}$ )

Figure 5. AD7450 Ideal Transfer Characteristic

## TYPICAL CONNECTION DIAGRAM

Figure 6 shows a typical connection diagram for the AD 7450 for both 5 V and 3 V supplies. In this setup the GND pin is connected to the analog ground plane of the system. The $\mathrm{V}_{\text {REF }}$ pin is connected to either a 2.5 V or a 1.25 V decoupled reference source depending on the power supply, to set up the analog input range. The common mode voltage has to be set up externally and is the value that the two inputs are centered on. For more details on driving the differential inputs and setting up the common mode, see the 'Driving Differential Inputs' section. The conversion result for the ADC is output in a 16-bit word consisting of four leading zeros followed by the M SB of the 12-bit result. For applications where power consumption is of concern, the power-down mode should be used between conversions or bursts of several conversions to improve power performance. See 'Modes of O peration' section.


## THE ANALOG INPUT

The analog input of the AD 7450 is fully differential. Differential signals have a number of benefits over single ended signals including noise immunity based on the device's common mode rejection, improvements in distortion performance, doubling of the device's available dynamic range and flexibility in input ranges and bias points.

Figure 7 defines the fully differential analog input of the AD 7450 .


Figure 7. Differential Input Definition

The amplitude of the differential signal is the difference between the signals applied to the $\mathrm{V}_{I N+}$ and $\mathrm{V}_{\text {IN }}$. pins (i.e. $\mathrm{V}_{\text {IN }+}-\mathrm{V}_{\text {IN }}$ ). $\quad \mathrm{V}_{\text {IN }+}$ and $\mathrm{V}_{\text {IN }}$. are simultaneously driven by two signals each of amplitude $\mathrm{V}_{\text {REF }}$ that are $180^{\circ}$ out of phase. The amplitude of the differential signal is therefore $-V_{\text {REF }}$ to $+V_{\text {REF }}$ peak-to-peak (i.e. $2 \times \mathrm{V}_{\text {REF }}$ ). This is regardless of the common mode (CM). The common mode is the average of the two signals, i.e. $\left(\mathrm{V}_{\mathrm{IN}+}+\mathrm{V}_{\mathrm{IN}}\right) / 2$ and is therefore the voltage that the two inputs are centered on. This results in the span of each input being $C M \pm V_{\text {REF }} / 2$. This voltage has to be set up externally and its range varies with $\mathrm{V}_{\text {REF }}$. As the value of $\mathrm{V}_{\text {REF }}$ increases, the common mode range decreases. When driving the inputs with an amplfier, the actual common mode range will be determined by the amplifier's output voltage swing.

Figure 8 shows how the common mode range varies with $\mathrm{V}_{\text {REF }}$ for a 5 V power supply and figure 9 shows an example of the common mode range when using the AD8138 differential amplifer to drive the analog inputs. The common mode must be in this range to guarantee the specifications. With a 3 V power supply, the Common Mode range is TBD.

For ease of use, the common mode can be set up to be equal to $\mathrm{V}_{\text {REF }}$, resulting in the differential signal being $\pm \mathrm{V}_{\text {ReF }}$ centered on $\mathrm{V}_{\text {REF }}$. When a conversion takes place, the common mode is rejected resulting in a virtually noise free signal of amplitude $-\mathrm{V}_{\text {REF }}$ to $+\mathrm{V}_{\text {REF }}$ corresponding to he digital codes of 0 to 4095.


Figure 8. Input Common Mode Range (CM) versus $V_{\text {REF }}$ $\left(V d d=5 V\right.$ and $\left.V_{\text {REF }}(m a x)=2.5 \mathrm{~V}\right)$


Figure 9. Input Common Mode Range versus $V_{\text {REF }}$ $\left(V d d=5 V\right.$ and $\left.V_{R E F}(m a x)=2.5 V\right)$ when Driving $V_{I N+}$ and $V_{I N-}$ with the AD8138 Differential Amplifier

Figure 10 shows examples of the inputs to $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {IN }}$. for different values of $\mathrm{V}_{\text {REF }}$ for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$. It also gives the maximum and minimum common mode voltages for each reference value according to figure 8.


Figure 10. Examples of the Analog Inputs to $V_{I N+}$ and $V_{I N-}$ for Different Values of $V_{R E F}$ for $V_{D D}=5 \mathrm{~V}$.

## Analog Input Structure

Figure 11 shows the equivalent circuit of the analog input structure of the AD7450. The four diodes provide ESD protection for the analog inputs. Care must be taken to ensure that the analog input signals never exceed the supply rails by more than 200 mV . This will cause these diodes to become forward biased and start conducting into the substrate. These diodes can conduct up to 10 mA without causing irreversible damage to the part.

The capacitors C1, in figure 11 are typically 4 pF and can primarily be attributed to pin capacitance. The resistors are lumped components made up of the on-resistance of the switches. The value of these resistors is typically about $100 \Omega$. The capacitors, C 2, are the ADC's sampling capacitors and have a capacitance of 16 pF typically.

For ac applications, removing high frequency components from the analog input signal is recommended by the use of an RC low-pass filter on the relevant analog input pins. In applications where harmonic distortion and signal to noise ratio are critical, the analog input should be driven from a low impedance source. Large source impedances will significantly affect the ac performance of the ADC. This may necessitate the use of an input buffer amplifier. The choice of the opamp will be a function of the particuIar application.


Figure 11. Equivalent Analog Input Circuit. Conversion Phase - Switches Open
Track Phase - Switches Closed
When no amplifier is used to drive the analog input, the source impedance should be limited to low values. The maximum source impedance will depend on the amount of Total Harmonic Distortion (THD) that can be tolerated. The THD will increase as the source impedance increases and performance will degrade. Figure 12 shows a graph of the THD versus analog input signal frequency for different source impedances.


Figure 12.THD vs Analog Input Frequency for Various Source Impedances TBD

Figure 13 shows a graph of THD versus analog input frequency for $\mathrm{V}_{D D}$ of 5 V and 3 V , while sampling at 1 MHz and 833 kHz with a SCLK of 18 MHz and 15 MHz respectively.


Figure 13.THD vs Analog Input Frequency for 3 V and 5 V Supply Voltages TBD

## DRIVING DIFFERENTIAL INPUTS

Differential operation requires that $\mathrm{V}_{I N+}$ and $\mathrm{V}_{I N}$. be simultaneously driven with two equal signals that are $180^{\circ}$ out of phase. The common mode must be set up externally and has a range which is determined by $\mathrm{V}_{\mathrm{REF}}$, the power supply and the particular amplifier used to drive the analog inputs (see figure 8). Differential modes of operation with either an ac or dc input, provide the best THD performance over a wide frequency range. Since not all applications have a signal preconditioned for differential operation, there is often a need to perform single ended to differential conversion.

## Differential Amplifier

An ideal method of applying dc differential drive to the AD7450 is to use a differential amplifier such as the AD 8138. This part can be used as a single ended to differential amplifier or as a differential to differential amplifier. In both cases the analog input needs to be bipolar. It also provides common mode level shifting and buffering of the bipolar input signal. Figure 14 shows how the AD 8138 can be used as a single ended to differential amplifier. The positive and negative outputs of the AD 8138 are connected to the respective inputs on the ADC via a pair of series resistors to minimize the effects of switched capacitance on the front end of the ADC. The RC low pass filter on each analog input is recommended in ac applications to remove high frequency components of the analog input. The architecture of the AD8138 results in outputs that are very highly balanced over a wide frequency range without requiring tightly matched external components.

If the analog input source being used has no impedance then all four resistors ( $\mathrm{Rg} 1, \mathrm{Rg} 2, \mathrm{Rf} 1, \mathrm{Rf} 2$ ) should be the same. If the source has a $50 \Omega$ impedance and a $50 \Omega$ termination for example, the value of Rg 2 should be increased by $25 \Omega$ to balance this parallel impedance on the input and thus ensure that both the positive and negative analog inputs have the same gain (see figure 14). The outputs of the amplifier are perfectly matched, balanced differential outputs of identical amplitude and are exactly $180^{\circ}$ out of phase.

The AD8138 is specified with $3 \mathrm{~V}, 5 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ power supplies but the best results are obtained when it is supplied by $\pm 5 \mathrm{~V}$. A lower cost device that could also be used in this configuration with slight differences in characteristics to the AD 8138 but with similar performance and operation is the AD 8132.


Rs-10R; C-1nF;
$R g 1=R f 1=R f 2=499 R ; R g 2=523 R$

Figure 14. Using the AD8138 as a Single Ended to Differential Amplifier

## Opamp Pair

An opamp pair can be used to directly couple a differential signal to the AD7450. The circuit configurations shown in figures 15(a) and 15(b) show how a dual opamp can be used to convert a single ended signal into a differential signal for both a bipolar and a unipolar input signal respectively.

The voltage applied to point $A$ is the Common Mode Voltage. In both diagrams, it is connected in some way to the reference but any value in the common mode range can be input here to setup the common mode. Examples of suitable dual opamps that could be used in this configuration to provide differential drive to the AD7450 are the AD 8042, AD 8056 and the AD 8022.

Care must be taken when chosing the opamp used, as the selection will depend on the required power supply and the system performance objectives. The driver circuits in figures 15(a) and 15(b) are optimized for dc coupling applications requiring optimum distortion performance.

The differential op-amp driver circuit in figure 15(a) is configured to convert and level shift a 2.5 V p-p single ended, ground referenced (bipolar) signal to a 5 V p-p differential signal centered at the $\mathrm{V}_{\text {REF }}$ level of the ADC.

The circuit configuration shown in figure 15(b) converts a unipolar, single ended signal into a differential signal.


Figure 15(a). Dual Opamp Circuit to Convert a Single Ended Bipolar Input into a Differential Input


Figure 15(b). Dual Opamp Circuit to Convert a Single Ended Unipolar Input into a Differential Input

## RF Transformer

In systems that do not need to be dc-coupled, an RF transformer with a center tap offers a good solution for generating differential inputs. Figure 16 shows how a transformer is used for single ended to differential conversion. It provides the benefits of operating the ADC in the differential mode without contributing additional noise and distortion. An RF transformer also has the benefit of providing electrical isolation between the signal source and the ADC. A transformer can be used for most ac applications. The center tap is used to shift the differential signal to the common mode level required, in this case it is connected to the reference so the common mode level is the value of the reference.


Figure 16. Using an RF Transformer to Generate Differential Inputs

## REFERENCE SECTION

An external reference source is required to supply the reference to the AD7450. This reference input can range from 100 mV to 2.5 V . With a 5 V power supply, the specified and maximum reference is 2.5 V . With a 3 V power supply, the specified reference is 1.25 V and the maximum reference is 2.2 V . In both cases, the reference is functional from 100 mV . It is important to note that as the reference input moves closer to the maximum reference input, the performance improves. When operating the device from $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.3 V , the maximum analog input range (VIN max) must never be greater than $\mathrm{V}_{\mathrm{DD}}+$ 0.3 V to comply with the maximum ratings of the device.

For example:
VIN max $=V_{D D}+0.3$
VINmax $=V_{\text {REF }}+V_{\text {REF }} / 2$
If $V_{D D}=3.3 \mathrm{~V}$
then VIN max $=3.6 \mathrm{~V}$
Therefore $3 x V_{\text {REF }} / 2=3.6 \mathrm{~V}$

## $\mathbf{V}_{\text {Ref }}$ max $=\mathbf{2 . 4} \mathbf{V}$

Therefore, when operating at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, the value of $\mathrm{V}_{\text {REF }}$ can range from 100 mV to a maximum value of 2.4 V . $W$ hen $V_{D D}=2.7 \mathrm{~V}, \mathrm{~V}_{\text {REF }} \max =2 \mathrm{~V}$.
When operating from $\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}$ to 5.25 V , there is no need to worry about the maximum analog input in relation to $\mathrm{V}_{\mathrm{DD}}$ as the maximum $\mathrm{V}_{\text {REF }}$ is 2.5 V resulting the maximum analog input span being 3.75 V which is not close to $\mathrm{V}_{\mathrm{DD}}$.

The performance of the part at different reference values is shown in TPC9 to TPC13 and in TPC16 and TPC17. The value of the reference sets the analog input span and the common mode voltage range. Errors in the reference source will result in gain errors in the AD 7450 transfer function and will add to specified full scale errors on the part. A capacitor of $0.1 \mu \mathrm{~F}$ should be used to decouple the $\mathrm{V}_{\text {Ref }}$ pin to GND. Table I lists examples of suitable voltage references that could be used that are available from Analog Devices and Figure 17 shows a typical connection diagram for the $\mathrm{V}_{\text {Ref }}$ pin.

Table I Examples of Suitable Voltage References
\(\left.$$
\begin{array}{lllc}\hline \text { Reference Output } \\
\text { Voltage }\end{array}
$$ \quad $$
\begin{array}{l}\text { Initial } \\
\text { Accuracy } \\
\text { (\% max) }\end{array}
$$ \quad \begin{array}{c}Operating <br>
Current <br>

( \mu \mathrm{A} )\end{array}\right]\)| AD589 | 1.235 | $1.2-2.8$ | 50 |
| :--- | :--- | :---: | :---: |
| AD1580 | 1.225 | $0.08-0.8$ | 50 |
| REF192 | 2.5 | $0.08-0.4$ | 45 |
| REF43 | 2.5 | $0.06-0.1$ | 600 |
| AD780 | 2.5 | $0.04-0.2$ | 1000 |


*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 17. Typical $V_{\text {REF }}$ Connection Diagram

## SINGLE ENDED OPERATION

When supplied with a 5 V power supply, the AD 7450 can handle a single ended input. The design of this part is optimized for differential operation so with a single ended input performance will degrade. Linearity will degrade by typically 0.2 LSBs , Zero Code and the Full Scale Errors will degrade by typically 2LSBs and AC performance is not guaranteed.

To operate the AD 7450 in single ended mode, the $\mathrm{V}_{\text {IN }}$ input is coupled to the signal source while the $\mathrm{V}_{\text {IN }}$. input is biased to the appropriate voltage corresponding to the mid-scale code transition. This voltage is the Common M ode, which is a fixed dc voltage (usually the reference). The $V_{I N+}$ input swings around this value and should have voltage span of $2 \times V_{\text {REF }}$ to make use of the full dynamic range of the part. The input signal will therefore have peak to peak values of Common M ode $\pm \mathrm{V}_{\text {REF }}$. If the analog input is unipolar then an opamp in a non-inverting unity gain configuration can be used to drive the $\mathrm{V}_{\mathrm{IN}+}$ pin. Because the ADC operates from a single supply, it will be necessary to level shift ground based bipolar signals to comply with the input requirements. An opamp can be configured to rescale and level shift the ground based bipolar signal so it is compatible with the selected input range of the AD 7450 (see Figure 18).


Figure 18. Applying a Bipolar Single Ended Input to the AD7450

## SERIAL INTERFACE

Figure 19 shows a detailed timing diagram for the serial interface of the AD7450. The serial clock provides the conversion clock and also controls the transfer of data from the AD 7450 during conversion. $\overline{\mathrm{CS}}$ initiates the conversion process and frames the data transfer. The falling edge of $\overline{\mathrm{CS}}$ puts the track and hold into hold mode and takes the bus out of three-state. The analog input is sampled and the conversion initiated at this point. The conversion will require 16 SCLK cycles to complete.

Once 13 SCLK falling edges have occurred, the track and hold will go back into track on the next SCLK rising edge as shown at point B in Figure 19. On the 16th SCLK falling edge the SDATA line will go back into three-state.

If the rising edge of $\overline{\mathrm{CS}}$ occurs before 16 SCLKs have elapsed, the conversion will be terminated and the SDATA line will go back into three-state on the 16th SCLK falling edge. 16 serial clock cycles are required to perform a conversion and to access data from the AD7450. $\overline{\mathrm{CS}}$ going low provides the first leading zero to be read in by the microcontroller or DSP. The remaining data is then clocked out on the subsequent SCLK falling edges beginning with the second leading zero. Thus the first falling clock edge on the serial clock provides the second leading zero. The final bit in the data transfer is valid on the 16th falling edge, having been clocked out on the previous (15th) falling edge.

In applications with a slower SCLK, it may be possible to read in data on each SCLK rising edge i.e. the first rising edge of SCLK after the $\overline{C S}$ falling edge would have the leading zero provided and the 15th SCLK edge would have DBO provided.

## Timing Example 1

Having $\mathrm{F}_{\text {SCLK }}=18 \mathrm{M} \mathrm{Hz}$ and a throughput rate of 1M SPS gives a cycle time of:

$$
1 / \mathrm{T} \text { hroughput }=1 / 1000000=1 \mu \mathrm{~s}
$$

A cycle consists of:

$$
\mathrm{t}_{2}+12.5\left(1 / \mathrm{F}_{\mathrm{SCLK}}\right)+\mathrm{t}_{\mathrm{ACQ}}=1 \mu \mathrm{~s}
$$

Therefore if $t_{2}=10 n s$ then:

$$
\begin{aligned}
& 10 \mathrm{~ns}+12.5(1 / 18 \mathrm{MHz})+\mathrm{t}_{\mathrm{ACQ}}=1 \mu \mathrm{~S} \\
& \mathrm{t}_{\mathrm{ACQ}}=296 \mathrm{~ns}
\end{aligned}
$$

This $296 n s$ satisfies the requirement of $275 n$ for $t_{A C Q}$. From Figure 20, $\mathrm{t}_{\mathrm{ACQ}}$ comprises of:

$$
2.5\left(1 / \mathrm{F}_{\mathrm{SCLK}}\right)+\mathrm{t}_{8}+\mathrm{t}_{\mathrm{QUIET}}
$$

where $t_{8}=45 n s$. This allows a value of 113 ns for $\mathrm{t}_{\text {QUIET }}$ satisfying the minimum requirement of 100 ns .

## Timing Example 2

Having $\mathrm{F}_{\text {SCLK }}=5 \mathrm{M} \mathrm{Hz}$ and a throughput rate of 315 kSPS gives a cycle time of :

$$
1 / \mathrm{T} \text { hroughput }=1 / 315000=3.174 \mu \mathrm{~S}
$$

A cycle consists of:

$$
\mathrm{t}_{2}+12.5\left(1 / \mathrm{F}_{\mathrm{SCLK}}\right)+\mathrm{t}_{\mathrm{ACQ}}=3.174 \mu \mathrm{~s}
$$

Therefore if $t_{2}$ is $10 n s$ then:

$$
\begin{aligned}
& 10 \mathrm{~ns}+12.5(1 / 5 \mathrm{M} \mathrm{~Hz})+\mathrm{t}_{\mathrm{ACQ}}=3.174 \mu \mathrm{~s} \\
& \mathrm{t}_{\mathrm{ACQ}}=664 \mathrm{~ns}
\end{aligned}
$$



4 LEADING ZERO'S

Figure 19. Serial interface Timing Diagram


Figure 20. Serial Interface Timing example

This $664 n s$ satiffies the requirement of 275 ns for $\mathrm{t}_{\mathrm{ACQ}}$. From Figure 20, $\mathrm{t}_{\mathrm{ACQ}}$ comprises of:

$$
2.5\left(1 / \mathrm{F}_{\text {SCLK }}\right)+\mathrm{t}_{8}+\mathrm{t}_{\text {QUIET }}
$$

where $\mathrm{t}_{8}=45 \mathrm{~ns}$. This allows a value of 119 ns for $\mathrm{t}_{\text {QUIET }}$ satisfying the minimum requirement of 100 ns .

As in this example and with other slower clock values, the signal may already be acquired before the conversion is complete but it is still necessary to leave 100 ns minimum $\mathrm{t}_{\text {QuIET }}$ between conversions. In example 2 the signal should be fully acquired at approximately point C in Figure 20.

## MODES OF OPERATION

The mode of operation of the AD7450 is selected by controlling the logic state of the $\overline{\mathrm{C}} \overline{\mathrm{S}}$ signal during a conversion. There are two possible modes of operation, Normal Mode and Power-Down Mode. The point at which $\overline{\mathrm{CS}}$ is pulled high after the conversion has been initiated will determine whether or not the AD7450 will enter the powerdown mode. Similarly, if already in power-down, $\overline{\mathrm{C}} \bar{S}$ controls whether the device will return to normal operation or remain in power-down. These modes of operation are designed to provide flexible power management options. These options can be chosen to optimize the power dissipation/throughput rate ratio for differing application requirements.

## Normal Mode

This mode is intended for fastest throughput rate performance. The user does not have to worry about any power-up times as the AD 7450 is kept fully powered up. Figure 21 shows the general diagram of the operation of the AD 7450 in this mode. The conversion is initiated on the falling edge of $\overline{\mathrm{CS}}$ as described in the 'Serial Interface Section'. To ensure the part remains fully powered up, $\overline{\mathrm{CS}}$ must remain low until at least 10 SCLK falling edges have elapsed after the falling edge of $\overline{\mathrm{CS}}$.

If $\overline{\mathrm{CS}}$ is brought high any time after the 10th SCLK falling edge, but before the 16th SCLK falling edge, the part will remain powered up but the conversion will be terminated and SDATA will go back into three-state.

Sixteen serial clock cycles are required to complete the conversion and access the complete conversion result. $\overline{\mathrm{CS}}$ may idle high until the next conversion or may idle low until sometime prior to the next conversion. Once a data transfer is complete, i.e. when SDATA has returned to three-state, another conversion can be initiated after the quiet time, $\mathrm{t}_{\mathrm{QuiEt}}$ has elapsed by again bringing $\overline{\mathrm{CS}}$ low.


Figure 21. Normal Mode Operation

## Power Down Mode

This mode is intended for use in applications where slower throughput rates are required; either the ADC is powered down between each conversion, or a series of conversions may be performed at a high throughput rate and the ADC is then powered down for a relatively long duration between these bursts of several conversions. When the AD 7450 is in the power down mode, all analog circuitry is powered down. To enter power down mode, the conversion process must be interrupted by bringing $\overline{\mathrm{CS}}$ high anywhere after the second falling edge of SCLK and before the tenth falling edge of SCLK as shown in Figure 22.

Once $\overline{\mathrm{CS}}$ has been brought high in this window of SCLKs, the part will enter power down and the conversion that was initiated by the falling edge of $\overline{\mathrm{CS}}$ will be terminated and SDATA will go back into three-state. The time from the rising edge of CS to SDATA threestate enabled will never be greater than $\mathrm{t}_{8}$ (see the 'Timing Specifications'). If $\overline{\mathrm{CS}}$ is brought high before the second SCLK falling edge, the part will remain in normal mode and will not power-down. This will avoid accidental power-down due to glitches on the $\overline{\mathrm{CS}}$ line.

In order to exit this mode of operation and power the AD 7450 up again, a dummy conversion is performed. On the falling edge of $\overline{\mathrm{CS}}$ the device will begin to power up, and will continue to power up as long as $\overline{\mathrm{CS}}$ is held low until after the falling edge of the 10th SCLK. The device will be fully powered up after $1 \mu \mathrm{sec}$ has elapsed and, as shown in Figure 23, valid data will result from the next conversion.

If $\overline{\mathrm{CS}}$ is brought high before the 10th falling edge of SCLK, the AD 7450 will again go back into power-down. This avoids accidental power-up due to glitches on the $\overline{\mathrm{CS}}$ line or an inadvertent burst of eight SCLK cycles while $\overline{\mathrm{CS}}$ is low. So although the device may begin to power up on the falling edge of $\overline{\mathrm{CS}}$, it will again power-down on the rising edge of $\overline{\mathrm{CS}}$ as long as it occurs before the 10th SCLK falling edge.


Figure 22. Entering Power Down Mode

## Power up Time

The power up time of the AD 7450 is typically $1 \mu \mathrm{sec}$, which means that with any frequency of SCLK up to 18 M Hz , one dummy cycle will always be sufficient to allow the device to power-up. Once the dummy cycle is complete, the ADC will be fully powered up and the input signal will be acquired properly. The quiet time $\mathrm{t}_{\mathrm{QUIET}}$ must still be allowed from the point at which the bus goes back into three-state after the dummy conversion, to the next falling edge of $\overline{\mathrm{CS}}$.

When running at the maximum throughput rate of 1M SPS, the AD 7450 will power up and acquire a signal within $\pm 0.5 \mathrm{LSB}$ in one dummy cycle, i.e. $1 \mu \mathrm{~s}$. When powering up from the power-down mode with a dummy cycle, as in Figure 23, the track and hold, which was in hold mode while the part was powered down, returns to track mode after the first SCLK edge the part receives after the falling edge of $\overline{\mathrm{CS}}$. This is shown as point A in Figure 23.

Although at any SCLK frequency one dummy cycle is sufficient to power the device up and acquire $\mathrm{V}_{\text {IN }}$, it does not necessarily mean that a full dummy cycle of 16 SCLKs must always elapse to power up the device and acquire $\mathrm{V}_{\mathrm{IN}}$ fully; $1 \mu \mathrm{~s}$ will be sufficient to power the device up and acquire the input signal.

For example, if a 5 MHz SCLK frequency was applied to the ADC, the cycle time would be $3.2 \mu$ s (i.e. $1 /(5 \mathrm{MHz}$ ) $x$ 16). In one dummy cycle, $3.2 \mu \mathrm{~s}$, the part would be powered up and $\mathrm{V}_{\text {IN }}$ acquired fully. H owever after $1 \mu \mathrm{~S}$ with a 5MHz SCLK only 5 SCLK cycles would have elapsed. At this stage, the ADC would be fully powered up and the signal acquired. So, in this case the $\overline{\mathrm{CS}}$ can be brought high after the 10th SCLK falling edge and brought low again after a time $\mathrm{t}_{\text {QUIET }}$ to initiate the conversion.

When power supplies are first applied to the AD7450, the ADC may either power up in the power-down mode or normal mode. Because of this, it is best to allow a dummy cycle to elapse to ensure the part is fully powered up before attempting a valid conversion. Likewise, if the user wishes the part to power up in power-down mode, then the dummy cycle may be used to ensure the device is in power-down by executing a cycle such as that shown in Figure 22.

Once supplies are applied to the AD7450, the power up time is the same as that when powering up from the power-down mode. It takes approximately $1 \mu s$ to power up fully if the part powers up in normal mode. It is not necessary to wait $1 \mu s$ before executing a dummy cycle to ensure the desired mode of operation. Instead, the dummy cycle can occur directly after power is supplied to the ADC. If the first valid conversion is then performed directly after the dummy conversion, care must be taken to ensure that adequate acquisition time has been allowed.

As mentioned earlier, when powering up from the powerdown mode, the part will return to track upon the first SCLK edge applied after the falling edge of $\overline{\mathrm{CS}}$. However, when the ADC powers up initially after supplies are applied, the track and hold will already be in track. This means if (assuming one has the facility to monitor the ADC supply current) the ADC powers up in the desired mode of operation and thus a dummy cycle is not re-


SDATA


Figure 23. Exiting Power Down Mode
quired to change mode, then neither is a dummy cycle required to place the track and hold into track.

## POWER VERSUS THROUGHPUT RATE

By using the power-down mode on the AD 7450 when not converting, the average power consumption of the ADC decreases at lower throughput rates. Figure 24 shows how, as the throughput rate is reduced, the device remains in its power-down state longer and the average power consumption reduces accordingly. It shows this for both 5 V and 3 V power supplies.

For example, if the AD7450 is operated in continous sampling mode with a throughput rate of 100kSPS and an SCLK of 18 M Hz and the device is placed in the power down mode between conversions, then the power consumption is calculated as follows:

Power dissipation during normal operation $=13 \mathrm{~mW}$ max (for $V_{D D}=5 V$ ).

If the power up time is 1 dummy cycle i.e. $1 \mu \mathrm{sec}$, and the remaining conversion time is another cycle i.e. $1 \mu \mathrm{sec}$, then the AD 7450 can be said to dissipate 13 mW for $2 \mu \mathrm{sec} *$ during each conversion cycle.

If the throughput rate $=100 \mathrm{kSPS}$ then the cycle time $=$ $10 \mu$ sec and the average power dissipated during each cycle is:
$(2 / 10) \times 13 \mathrm{~mW}=2.6 \mathrm{~mW}$

For the same scenario, if $V_{D D}=3 V$, the power dissipation during normal operation is 6 mW max.

The AD7450 can now be said to dissipate 6 mW for $2 \mu \mathrm{sec} *$ during each conversion cycle.

The average power dissipated during each cycle with a throughput rate of 100 kSPS is therefore:
$(2 / 10) \times 6 \mathrm{~mW}=1.2 \mathrm{~mW}$
This is how the power numbers in Figure 24 are calculated.

For throughput rates above 320 kSPS , it is recommended that for optimum power performance, the serial clock frequency is reduced.

[^0]

Figure 24. AD7450 Power versus Throughput Rate for Power Down Mode

## MICROPROCESSOR AND DSP INTERFACING

The serial interface on the AD7450 allows the part to be directly connected to a range of different microprocessors. This section explains how to interface the AD 7450 with some of the more common microcontroller and DSP serial interface protocols.

## AD 7450 to ADSP21xx

The ADSP21xx family of DSPs are interfaced directly to the AD7450 without any glue logic required.
The SPORT control register should be set up as follows:
TFSW = RFSW = 1, Alternate Framing
INVRFS = INVTFS = 1, Active Low Frame Signal
DTYPE $=00$, Right Justify Data
SLEN $=1111,16$-Bit Data words
ISCLK = 1, Internal serial clock
TFSR = RFSR = 1, Frame every word
IRFS = 0,
ITFS $=1$.
To implement the power-down mode SLEN should be set to 1001 to issue an 8 -bit SCLK burst.

The connection diagram is shown in Figure 25. The ADSP21xx has the TFS and RFS of the SPORT tied together, with TFS set as an output and RFS set as an input. The DSP operates in Alternate Framing Mode and the SPORT control register is set up as described. The Frame Synchronisation signal generated on the TFS is tied to $\overline{\mathrm{CS}}$ and as with all signal processing applications equidistant sampling is necessary. However, in this example, the timer interrupt is used to control the sampling rate of the ADC and under certain conditions, equidistant sampling may not be acheived.

*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 25. Interfacing to the ADSP 21xx

## AD 7450 to TMS320C 5x/C $54 x$

The serial interface on the TMS320C5x/C54x uses a continuous serial clock and frame synchronization signals to synchronize the data transfer operations with peripheral devices like the AD 7450. The $\overline{C S}$ input allows easy interfacing between the TMS320C5x/C54x and the AD7450 without any glue logic required. The serial port of the TMS320C5x/C54x is set up to operate in burst mode with internal CLKX ( $T X$ serial clock) and $F S X$ (TX frame sync). The serial port control register (SPC) must have the following setup: $\mathrm{FO}=0, \mathrm{FSM}=1, \mathrm{MCM}$
$=1$ and $\mathrm{TXM}=1$. The format bit, FO , may be set to 1 to set the word length to 8 -bits, in order to implement the power-down mode on the AD7450. The connection diagram is shown in Figure 26. It should be noted that for signal processing applications, it is imperative that the frame synchronisation signal from the TMS320C $5 x / C 54 x$ will provide equidistant sampling.

*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 26. Interfacing to the TMS320C5x/C54x
The timer registers etc., are loaded with a value which will provide an interrupt at the required sample interval. When an interrupt is received, a value is transmitted with TFS/DT (ADC control word). The TFS is used to control the RFS and hence the reading of data. The frequency of the serial clock is set in the SCLKDIV register. When the instruction to transmit with TFS is given, (i.e. $A \times 0=T \times 0)$, the state of the SCLK is checked. The DSP will wait until the SCLK has gone High, Low and High before transmission will start. If the timer and SCLK values are chosen such that the instruction to transmit occurs on or near the rising edge of SCLK, then the data may be transmitted or it may wait until the next clock edge. For example, the ADSP-2111 has a master clock frequency of 16 MHz . If the SCLKDIV register is loaded with the value 3 then a SCLK of 2 MHz is obtained, and 8 master clock periods will elapse for every 1 SCLK period. If the timer registers are loaded with the value 803, then 100.5 SCLKs will occur between interrupts and subsequently between transmit instructions. This situation will result in non-equidistant sampling as the transmit instruction is occuring on a SCLK edge. If the number of SCLKs between interrupts is a whole integer figure of N then equidistant sampling will be implemented by the DSP.

## AD7450 to MC68HC16

The Serial Peripheral Interface (SPI) on the M C 68H C 16 is configured for M aster M ode ( $\mathrm{MSTR}=1$ ), C lock Polarity Bit $(\mathrm{CPOL})=1$ and the Clock Phase Bit $(\mathrm{CPHA})=0$. The SPI is configured by writing to the SPI Control Register (SPCR) - see 68 H C 16 user manual. The serial transfer will take place as a 16 -bit operation when the SIZE bit in the SPCR register is set to SIZE $=1$. To implement the power-down modes with an 8 -bit transfer set $\operatorname{SIZE}=0$. A connection diagram is shown in figure 27.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 27. Interfacing to the MC68HC16

## AD 7450 to DSP56xxx

The connection diagram in figure 28 shows how the AD 7450 can be connected to the SSI (Synchronous Serial Interface) of the D SP56xxx family of DSPs from M otorola. The SSI is operated in Synchronous M ode (SYN bit in CRB =1) with internally generated 1-bit clock period frame sync for both $T x$ and $R x$ (bits FSL $1=1$ and FSLO 00 in CRB). Set the word length to 16 by setting bits WL1 $=1$ and $W L 0=0$ in CRA. To implement the power-down mode on the AD 7450 then the word length can be changed to 8 bits by setting bits WL1 = 0 and WLO $=0$ in CRA. It should be noted that for signal processing applications, it is imperative that the frame synchronisation signal from the DSP56xxx will provideequidistant sampling.

*ADIITIONAL PINS OMITTED FOR CLARITY
Figure 28. Interfacing to the DSP56xx

## APPLICATION HINTS

## Grounding and Layout

The printed circuit board that houses the AD 7450 should be designed so that the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be easily separated. A minimum etch technique is generally best for ground planes as it gives the best shielding. Digital and analog ground planes should be joined in only one place and the connection should be a star ground point established as close to the GND pin on the AD 7450 as possible. Avoid running digital lines under the device as this will couple noise onto the die. The analog ground plane should be allowed to run under the AD 7450 to avoid noise coupling. The power supply lines to the AD7450 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line.

Fast switching signals like clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and clock signals should never run near the analog inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This will reduce the effects of feedthrough through the board. A microstrip technique is by far the best but is not always possible with a doublesided board.

In this technique the component side of the board is dedicated to ground planes while signals are placed on the solder side.

Good decoupling is also important. All analog supplies should be decoupled with $10 \mu \mathrm{~F}$ tantalum capacitors in parallel with $0.1 \mu \mathrm{~F}$ capacitors to GND. To achieve the best from these decoupling components, they must be placed as close as possible to the device.

## EVALUATING THE AD 7450 PERFORMANCE

The recommended layout for the AD7450 is outlined in the evaluation board for the AD7450. The evaluation board package includes a fully assembled and tested evaluation board, documentation and software for controlling the board from a PC via the EVALUATION BOARD CONTROLLER. The EVALUATION BOARD CONTROLLER can be used in conjunction with the AD 7450 evaluation board, as well as many other Analog Devices' evaluation boards ending with the CB designator, to demonstrate/evaluate the ac and dc performance of the AD 7450 .
The software allows the user the perform ac (fast Fourier Transform) and dc (H istogram of codes) tests on the AD 7450.

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm)

## 8-lead SOIC (SO-8)



## 8-lead microSOIC (RM-8)




[^0]:    *T his figure assumes a very small time used to enter the power down mode. This will increase as the burst of clocks used to enter the power down mode is increased.

