

# CD-ROM Driver with On-Chip SCSI Interface and Subcode Functions

## **Preliminary**

#### **Functions**

CD-ROM ECC function, subcode read function, SCSI interface

#### **Features**

- On-chip SCSI interface (with built-in SCAM selection register)
- Supports 8× playback Using ×16 80-ns DRAMs
- Supports 4× playback Using ×16 80-ns DRAMs or ×8 70-ns DRAMs
- Transfer rates: 10 MB/s (synchronous), 5 MB/s (asynchronous) using ×16 80-ns DRAMs\*1
- Transfer rates: 8.467 MB/s (synchronous), 4.2336 MB/s (asynchronous) using ×8 70-ns DRAMs\*2
- Supports the connection of up to 32 Mb of buffer RAM (using DRAM)
- The user can freely set the CD main channel, C2 flag, and other areas in buffer RAM.
- Batch transfer function (transfers the CD main channel and C2 flag data in a single operation)
- Multi-block transfer function (automatically transfers multiple blocks in a single operation)
- High-speed transfer mode supports a 10-MB/s (synchronous) transfer rate using ×8 80-ns DRAMs
- Subcode ECC function


Note: 1. For speeds up to 8× speed, use a SCSI master clock frequency of 20 MHz.

2. For speeds up to 4× speed, use a SCSI master clock frequency of 16.9344 MHz.

## **Package Dimensions**


unit: mm

#### 3182-QIP128E



unit: mm

#### 3214-SQFP144



## **Specifications**

Absolute Maximum Ratings at  $V_{SS} = 0 \text{ V}$ 

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	Ta = 25°C	-0.3 to +7.0	V
I/O voltages	V <sub>I</sub> , V <sub>O</sub>	Ta = 25°C	-0.3 to V <sub>DD</sub> + 0.3	V
Allowable power dissipation	Pd max	Ta ≤ 70°C	450	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-55 to +125	°C
Soldering heat resistance (pins only)		10 seconds	260	°C

SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters
TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-0005 JAPAN

## Allowable Operating Ranges at $Ta = -30 \ to \ +70 ^{\circ}C, \ V_{SS} = 0 \ V$

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V <sub>DD</sub>		4.5	5.0	5.5	V
Input voltage range	V <sub>IN</sub>		0		V <sub>DD</sub>	V


# DC Characteristics at $V_{SS}$ = 0 V, $V_{DD}$ = 4.5 to 5.5 V, Ta = –30 to +70 $^{\circ}C$

Parameter	Symbol	Applicable Pins* (See below)	min	typ	max	Unit
Input high level voltage	V <sub>IH</sub> 1	All input pins other than (1), (3), and XTALCK	2.2			V
Input low level voltage	V <sub>IL</sub> 1				0.8	V
Input high level voltage	V <sub>IH</sub> 2	RESET, IO0 to IO15, D0 to D7, RD, CS, WR, WFCK,	2.5			V
Input low level voltage	V <sub>IL</sub> 2	SBSO, SCOR (1)			0.6	V
Input high level voltage	V <sub>IH</sub> 3	Input pins (3), ACK, and ATN	2.0			V
Input low level voltage	V <sub>IL</sub> 3	input pins (3), ACK, and ATN			0.8	V
Output high level voltage	V <sub>OH</sub> 1	I <sub>OH</sub> 1 = -2 mA: All output pins except (2), (3), and XTALCK, IO0 to IO15, and D0 to D7	2.4			V
Output low level voltage	V <sub>OL</sub> 1	I <sub>OL</sub> 1 = 2 mA: All output pins except (2), (3), and XTALCK, IO0 to IO15, and D0 to D7			0.4	V
Output low level voltage	V <sub>OL</sub> 2	I <sub>OL</sub> 2 = 2 mA: INT1, INT0, and ZSWAIT (open-drain outputs with pull-up resistors) (2)			0.4	V
Output low level voltage	V <sub>OL</sub> 3	$I_{OL}3 = 48 \text{ mA: } \overline{DB0}, \text{ to } \overline{DB7}, \overline{DBP}, \overline{BSY}, \text{ I/O, } \overline{MSG}, \overline{SEL}, \overline{RST}, \overline{REQ}, \text{ C/D (3)}$			0.4	V
Input leakage current	ΙL	V <sub>I</sub> = V <sub>SS</sub> , V <sub>DD</sub> : All input pins	-25		+25	μA
Pull-up resistance	R <sub>UP</sub>	IO0 to IO15, D0 to D7, INT0, INT1, ZSWAIT	40	80	160	kΩ

## **SCSI Pin Input Characteristics**

Parameter	Symbol	Conditions	min	typ	max	Unit
Input threshold voltage	V <sub>t + t1</sub>	V - 45 to 55 V		1.60	2.00	V
Input tillesiloid voltage	V <sub>t - t1</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	0.80	1.11		V
Hysteresis width	ΔV <sub>tt1</sub>	V <sub>DD</sub> = 5.0 V	0.41	0.49		V

## **Sample Recommended Oscillator Circuit**




R1 = 120 k $\Omega$ R2 = 47  $\Omega$ C1 = 30 pF Crystal oscillator frequencies: XTALCK0 = 16.9344 MHz and XTALCK1 = 20 MHz

R1 =  $3.3 \text{ k}\Omega$ R2 = None

C1 = 5 pFCrystal oscillator frequency: XTALCK0 = 33.8688 MHz

Crystal oscillator frequency: XTALONU = 35.000 MINZ if third harmonic overtones appear when using a 33.8688 MHz frequency with the recommended circuit example, consult with the manufacturer of the crystal element, since detailed values of the circuit constants will be influenced by the printed circuit board.

#### **Block Diagram**



Note: 1. WFCK, SBSO, SCOR

- 2. BCK, SDATA, LRCK, C2PO
- 3. DB0 to DB7, DBP, BSY, MSG, SEL, RST, REQ, I/O, C/D
- 4.  $\overline{ACK}$ ,  $\overline{ATN}$
- 5. ZRD, ZWR, SUA0 to SUA6, ZCS, CSCTRL
- 6. D0 to D7
- 7. IO0 to IO15
- 8. RA0 to RA16, ZRAS0, ZRAS1, ZCAS0, ZCAS1, ZOE, ZUWE, ZLWE

Note: IO8 to IO15 and RA9 to RA16 are the same pins.

## Pin Functions (LC895125Q)

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	Туре	Function
1	V <sub>DD</sub>	Р	T UTOUOTI
2	V <sub>SS0</sub>	P	
3	RA5	0	
4	RA6	0	
5	RA7	0	Address outputs for the buffer RAM
6	RA8	0	-
7	RA9 (IO15)	В	
8	RA10 (IO14)	В	Address outputs for the buffer RAM or data I/O pins The pin circuits include pull-up resistors.
9		Р	The pin disease notate pair up recorded.
10	V <sub>SS0</sub> RA11 (IO13)	В	
11	RA11 (IO13) RA12 (IO12)	В	-
12	RA12 (IO12)	В	
13	RA13 (IO11) RA14 (IO10)	В	Address outputs for the buffer RAM or data I/O pins The pin circuits include pull-up resistors.
14	RA14 (IO10) RA15 (IO9)	В	The pin distance monage pain up recipiere.
		В	-
15	RA16 (IO8)		Puffer DAM date I/O. The nin circuit includes a pull up reciptor
16 17	107	B P	Buffer RAM data I/O. The pin circuit includes a pull-up resistor.
18	V <sub>SS0</sub>		
	106	В	
19	105	В	
20	104	B B	Buffer RAM data I/O.
21	103	В	The pin circuits include pull-up resistors.
	102		
23	IO1	В	
24	100	В	
25	V <sub>SS0</sub>	P	
26	TEST0	1	
27	TEST1	I	Total sine. There sine must be accepted to V
28	TEST2	I	Test pins. These pins must be connected to V <sub>SS0</sub> .
29	TEST3	1	
30	TEST4	1	I Classet The I Clie seed on a Circuit
31	ZRESET	l P	LSI reset. The LSI is reset on a 0 input.
32	V <sub>DD</sub>		
33	V <sub>SS0</sub>	Р	Colorto active high an active law for the microscoptrollar CC lawin
34	CSCTRL	I	Selects active-high or active-low for the microcontroller CS logic.
35 36	XTALCK0 XTAL0	0	Crystal oscillator input Crystal oscillator output
		P	Orystal Osomatol Output
37	V <sub>SS0</sub>	В	
		_	
39 40	D1 D2	В	
40	D2	В	
41	D3	В	Microcontroller data signals
42	D5	В	
43	D6	В	
45	D7	В	
		В	
46	V <sub>SS0</sub> ZSWAIT		WAIT signal output to the migrocontroller
47		0	WAIT signal output to the microcontroller  Interrupt request output to the microcontroller (ECC side. Set with a register.)
48	ZINT0	P	interrupt request output to the microcontroller (ECC side, Set with a register.)
49 50	V <sub>DD</sub> ZINT1	0	Interrupt request output to the microcontroller (CCSI side. Set with a register.)
50	ZINTT		Interrupt request output to the microcontroller (SCSI side. Set with a register.)

Note: 1. NC pins must be left open. Do not connect any signal to these pins.

- No plins must be let year. Do not connect any signal to mose plins.
   Pin names that start with Z are negative-logic signals.
   V<sub>SSO</sub> is the logic system ground and V<sub>SS1</sub> is the SCSI interface ground.
   Applications that use DRAM must insert resistors in the CAS and RAS lines, connect capacitors between these lines and ground, and take any other measures necessary to prevent undershoot in the DRAM related circuits.
- 5. Since these circuits include buffers that sink 48 mA, adequate noise prevention measures must be applied.

#### Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	Туре	Function
51	ZRD	ı	Microcontroller data read signal input
52	ZWR	ı	Microcontroller data write signal input
53	ZCS	ı	Register chip select signal from the microcontroller
54	SUA0	ı	
55	SUA1	I	
56	SUA2	I	
57	SUA3	ı	Microcontroller register selection signals
58	SUA4	I	
59	SUA5	- 1	
60	SUA6	- 1	
61	V <sub>SS0</sub>	Р	
62	X1EN	ı	Selection pin that must be set to 1 when XTALCK1 is used.
63	XTALCK1	I	SCSI block oscillator circuit input. Selected by X1EN.
64	XTAL1	0	SCSI block oscillator circuit output.
65	$V_{DD}$	Р	
66	V <sub>SS1</sub>	Р	
67	DB0	В	SCSI connection
68	DB1	В	
69	V <sub>SS1</sub>	Р	
70	DB2	В	SCSI connection
71	DB3	В	
72	V <sub>DD</sub>	P	
73	V <sub>SS1</sub>	P	
74	DB4	В	SCSI connection
75	DB5	В	
76	V <sub>SS1</sub>	P	
77		В	SCSI connection
78 79	DB7	B P	
80	V <sub>SS1</sub>	В	SCSI connection
81		P	SCSI connection
82	V <sub>SS1</sub>	В	SCSI connection
83	V <sub>DD</sub>	Р	COOL COLLINGUIT
84	BSY	В	
85	ACK	В	SCSI connection
86	V <sub>SS1</sub>	P	
87	RST	В	
88	MSG	В	SCSI connection
89	V <sub>DD</sub>	P	
90	SEL	В	
91	C/D	В	SCSI connection
92	V <sub>SS1</sub>	Р	
93	REQ	В	
94	I/O	В	SCSI connection
95	V <sub>SS1</sub>	Р	
96	V <sub>DD</sub>	Р	
97	V <sub>SS0</sub>	Р	
98		NC	
99	V <sub>SS0</sub>	Р	
100	V <sub>SS0</sub>	Р	

Note: 1. NC pins must be left open. Do not connect any signal to these pins.

- No plins must be let year. Do not connect any signal to mose plins.
   Pin names that start with Z are negative-logic signals.
   V<sub>SSO</sub> is the logic system ground and V<sub>SS1</sub> is the SCSI interface ground.
   Applications that use DRAM must insert resistors in the CAS and RAS lines, connect capacitors between these lines and ground, and take any other measures necessary to prevent undershoot in the DRAM related circuits.
- 5. Since these circuits include buffers that sink 48 mA, adequate noise prevention measures must be applied.

#### Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	Туре	Function
101	V <sub>SS0</sub>	Р	
102		NC	
103		NC	
104	C2PO	I	
105	SDATA	I	CD DSP interface
106	BCK	I	CD DSF illienace
107	LRCK	ı	
108	MCK	0	Outputs the XTALCK0 frequency, or that frequency divided by 2.
109	V <sub>SS0</sub>	Р	
110	EXCK	0	
111	WFCK	1	Subcode I/O
112	SBSO	ı	
113	$V_{DD}$	Р	
114	SCOR	I	Subcode I/O
115	V <sub>SS0</sub>	Р	
116	ZRAS0	0	Buffer RAM RAS signal output pin 0 (Normally, pin 0 is used)
117	ZRAS1	0	Buffer RAM RAS signal output pin 1
118	ZCAS0	0	Buffer RAM CAS signal output pin 0 (Normally, pin 0 is used)
119	ZCAS1	0	Buffer RAM CAS signal output pin 1
120	ZOE	0	Buffer RAM output enable
121	ZUWE	0	Buffer RAM upper write enable
122	ZLWE	0	Buffer RAM lower write enable
123	V <sub>SS0</sub>	Р	
124	RA0	0	
125	RA1	0	
126	RA2	0	Buffer RAM address signal outputs
127	RA3	0	
128	RA4	0	

- Note: 1. NC pins must be left open. Do not connect any signal to these pins.

  2. Pin names that start with Z are negative-logic signals.

  3. V<sub>SSO</sub> is the logic system ground and V<sub>SS1</sub> is the SCSI interface ground.

  4. Applications that use DRAM must insert resistors in the CAS and RAS lines, connect capacitors between these lines and ground, and take any other measures necessary to prevent undershoot in the DRAM related circuits.

  5. Since these circuits include buffers that sink 48 mA, adequate noise prevention measures must be applied.

## Pin Functions (LC895125W)

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	Туре	Function
1	V <sub>SS0</sub>	P	
2	V <sub>DD</sub>	P	
3	V <sub>SS0</sub>	Р	
4	RA5	0	
5	RA6	0	
6	RA7	0	Buffer RAM address signal outputs
7	RA8	0	
8	RA9 (IO15)	В	Address outputs for the buffer RAM or data I/O pins
9	RA10 (IO14)	В	The pin circuits include pull-up resistors.
10	V <sub>SS0</sub>	P	
11	RA11 (IO13)	В	
12	RA12 (IO12)	В	
13	RA13 (IO11)	В	Address system to fee the huffer DAM and date I/O mine
14	RA14 (IO10)	В	Address outputs for the buffer RAM or data I/O pins The pin circuits include pull-up resistors.
15	RA15 (IO9)	В	
16	RA15 (IO9) RA16 (IO8)	В	
17	IO7	В	Buffer RAM data I/O. The pin circuit includes a pull-up resistor.
18	V <sub>DD</sub>	P	Duner Ivalia data I/O. The pill diredit iniciades a pull-up resistor.
19		P	
20	V <sub>SS0</sub>	NC	
21	IO6	В	
22			-
	105	В	
23	104	В	Buffer RAM data I/O.
24	103	В	The pin circuit includes a pull-up resistor.
25	102	В	
26	101	В	
27	IO0	В	
28	V <sub>SS0</sub>	P	
29	TEST0	1	
30	TEST1	1	Totale Theoretic worth accordately
31	TEST2	1	Test pins. These pins must be connected to V <sub>SS0</sub> .
32	TEST3	1	
33	TEST4	1	I Classet The I Clie seed on a Circuit
34	ZRESET	I	LSI reset. The LSI is reset on a 0 input.
35	V <sub>DD</sub>	Р	
36	V <sub>SS0</sub>	P	
37	V <sub>DD</sub>	Р	
38	V <sub>SS0</sub>	P	Colorto active high as active law for the microscopted as CO I aris
39	CSCTRL		Selects active-high or active-low for the microcontroller CS logic.
40	XTALCK0	1	Crystal oscillator input
41	XTAL0	0	Crystal oscillator output
42	V <sub>SS0</sub>	P	
43	D0	В	
44	D1	В	
45	D2	В	
46	D3	В	Microcontroller data signals
47	D4	В	
48	D5	В	
49	D6	В	
50	D7	В	

Note: 1. NC pins must be left open. Do not connect any signal to these pins.

- No plins must be let year. Do not connect any signal to mose plins.
   Pin names that start with Z are negative-logic signals.
   V<sub>SSO</sub> is the logic system ground and V<sub>SS1</sub> is the SCSI interface ground.
   Applications that use DRAM must insert resistors in the CAS and RAS lines, connect capacitors between these lines and ground, and take any other measures necessary to prevent undershoot in the DRAM related circuits.
- 5. Since these circuits include buffers that sink 48 mA, adequate noise prevention measures must be applied.

#### Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	Туре	Function
51	V <sub>SS0</sub>	Р	
52	ZSWAIT	0	WAIT signal output to the microcontroller
53	ZINT0	0	Interrupt request output to the microcontroller (ECC side. Set with a register.)
54	V <sub>DD</sub>	Р	
55	V <sub>SS0</sub>	Р	
56	ZINT1	0	Interrupt request output to the microcontroller (SCSI side. Set with a register.)
57	ZRD	ı	Microcontroller data read signal input
58		NC	
59	ZWR	I	Microcontroller data write signal input
60	ZCS	I	Input for the register chip select signal from the microcontroller
61	SUA0	I	
62	SUA1	I	
63	SUA2	I	
64	SUA3	ı	Microcontroller register selection signals
65	SUA4	ı	
66	SUA5	ı	
67	SUA6	ı	
68	V <sub>SS0</sub>	Р	
69	X1EN	I	Selection pin that must be set to 1 when XTALCK1 is used
70	XTALCK1	I	SCSI block oscillator circuit input. Selected by X1EN.
71	XTAL1	0	SCSI block oscillator circuit output
72	V <sub>SS0</sub>	Р	
73	$V_{DD}$	Р	
74	V <sub>SS1</sub>	Р	
75	DB0	В	OOOL
76	DB1	В	SCSI connection
77	V <sub>SS1</sub>	Р	
78	DB2	В	CCCI according
79	DB3	В	SCSI connection
80		NC	
81	V <sub>DD</sub>	Р	
82	V <sub>SS1</sub>	Р	
83	DB4	В	SCCI connection
84	DB5	В	SCSI connection
85	V <sub>SS1</sub>	Р	
86	DB6	В	SCSI connection
87	DB7	В	SCSI connection
88	V <sub>SS1</sub>	Р	
89	DBP	В	SCSI connection
90	$V_{DD}$	Р	
91	V <sub>SS1</sub>	Р	
92		NC	
93	ATN	В	SCSI connection
94	$V_{DD}$	Р	
95	BSY	В	SCSI connection
96	ĀCK	В	SCSI connection
97	V <sub>SS1</sub>	Р	
98	RST	В	SCSI connection
99	MSG	В	SCSI connection
100	$V_{DD}$	Р	

- Note: 1. NC pins must be left open. Do not connect any signal to these pins.

  2. Pin names that start with Z are negative-logic signals.

  3. V<sub>SS0</sub> is the logic system ground and V<sub>SS1</sub> is the SCSI interface ground.

  4. Applications that use DRAM must insert resistors in the CAS and RAS lines, connect capacitors between these lines and ground, and take any other measures necessary to prevent undershoot in the DRAM related circuits.
  - 5. Since these circuits include buffers that sink 48 mA, adequate noise prevention measures must be applied.

#### Continued from preceding page.

Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin

Pin No.	Symbol	Туре	Function
101	SEL	В	SCSI connection
102	C/D	В	SCSI connection
103	V <sub>SS1</sub>	Р	
104	REQ	В	CCCI according
105	I/O	В	SCSI connection
106	V <sub>SS1</sub>	Р	
107	V <sub>DD</sub>	Р	
108	V <sub>SS0</sub>	Р	
109	V <sub>DD</sub>	Р	
110	V <sub>SS0</sub>	Р	
111		NC	
112	V <sub>SS0</sub>	Р	
113	V <sub>SS0</sub>	Р	
114	V <sub>SS0</sub>	Р	
115		NC	
116		NC	
117	C2PO	ı	
118	SDATA	ı	
119	BCK	ı	CD DSP interface
120	LRCK	ı	
121	MCK	0	Outputs the XTALCK0 frequency, or that frequency divided by 2.
122	V <sub>SS0</sub>	Р	
123	EXCK	0	
124	WFCK	ı	Subcode I/O
125	SBSO	I	
126	$V_{DD}$	Р	
127	V <sub>SS0</sub>	Р	
128	SCOR	I	Subcode I/O
129	V <sub>SS0</sub>	Р	
130		NC	
131	ZRAS0	0	Buffer RAM RAS signal output pin 0 (Normally, pin 0 is used)
132	ZRAS1	0	Buffer RAM RAS signal output pin 1
133	ZCAS0	0	Buffer RAM CAS signal output pin 0 (Normally, pin 0 is used)
134	ZCAS1	0	Buffer RAM CAS signal output pin 1
135	ZOE	0	Buffer RAM output enable
136	ZUWE	0	Buffer RAM upper write enable
137	ZLWE	0	Buffer RAM lower write enable
138	V <sub>SS0</sub>	Р	
139	RA0	0	
140	RA1	0	
141	RA2	0	Buffer RAM address signal outputs
142	RA3	0	
143	RA4	0	
144	V <sub>DD</sub>	Р	

Note: 1. NC pins must be left open. Do not connect any signal to these pins.

- Pin names that start with Z are negative-logic signals.
   V<sub>SSO</sub> is the logic system ground and V<sub>SS1</sub> is the SCSI interface ground.
   Applications that use DRAM must insert resistors in the CAS and RAS lines, connect capacitors between these lines and ground, and take any other measures necessary to prevent undershoot in the DRAM related circuits.
- 5. Since these circuits include buffers that sink 48 mA, adequate noise prevention measures must be applied.

#### **Pin Functions**

- 1. SCSI Pins
  - BSY, ACK, MSG, SEL, REQ, ATN, I/O, C/D (input and output) SCSI bus control pins.
  - $\overline{DB0}$  to  $\overline{DB7}$ ,  $\overline{DBPB}$  (input and output)

These are the SCSI data bus pins.

#### 2. Microcontroller Interface Pins

• ZCS (input)

Microcontroller chip select line

• CSCTRL (input)

Microcontroller chip select logic selection signal

High - ZCS is an active low signal.

Low - ZCS is an active high signal.

• ZRD, ZWR, SUA0 to SUA6 (input)

Microcontroller interface control signal

The SUA0 to SUA6 pins are used for addressing.

• ZSWAIT (output)

When the microcontroller accesses RAM, it must wait if this pin is low.

This is a built-in pull-up resistor open-drain output.

• D7 to D0 (input and output)

Microcontroller data bus. Pull-up resistors are built in.

• ZINT0, ZINT1 (output)

Interrupt request output to the microcontroller. A SCSI-side interrupt can be output from ZINT1 by setting the C register (bit 7 in R11).

This is a built-in pull-up resistor open-drain output.

#### 3. Buffer RAM Pins

• IO0 to IO15 (input and output)

Buffer RAM data bus. Pull-up resistors are built in. The IO8 to IO15 pins have shared functions as the RA9 to RA16 pins.

This means that 16-bit PSRAM cannot be used.

• RA0 to RA16 (output)

Buffer RAM address lines. RA9 to RA16 have shared functions as the IO8 to IO15 pins.

This means that 16-bit PSRAM cannot be used.

• ZRAS0, ZRAS1, (ZCS0), (ZCS1) (output)

Buffer DRAM RAS outputs. Normally, ZRAS0 is used. However, when two 1-MB (64k × 16-bit) DRAM chips are used, the respective DRAM RAS pins are connected to ZRAS0 and ZRAS1. Connected to the CS pin if PSRAM is used.

• ZCAS0, ZCAS1 (output)

Buffer DRAM CAS outputs. Normally, ZCAS0 is used. However, when two 1-MB ( $64k \times 16$ -bit) DRAM chips are used, the respective DRAM CAS pins are connected to ZCAS0.

• ZOE (output)

Buffer RAM read output signal

• ZUWE, ZLWE (output)

Buffer RAM write output signals. Connected to the corresponding pins on the RAM chip.

Leave ZUWE open if an 8-bit RAM is used.

### 4. Subcode Interface Pins

• EXCK, WFCK, SBSO, SCOR (input and output)

Subcode interface pins. Connecting a CD DSP using these pins allows the LC895125 to read in subcode data and transfer it to the host.

#### 5. CD DSP Data Pins

• BCK, SDATA, LRCK, C2PO (input)

The LC895125 reads in CD-ROM data over these pins connected to a CD DSP. C2PO is the C2 flag pin.

#### 6. Other Pins

• ZRESET (input)

Reset input to the LC895125. The LC895125 is reset by a low-level input.

This pin must be held low for a period of at least 1 µs when power is first applied.

XTALCK0, XTAL0

The main clock for the ECC and SCSI blocks. These pins support frequencies from 16.9344 to 25 MHz.

When a double-frequency input is used, these pins accept frequencies up to 38 MHz.

Use a double-frequency input when a ceramic oscillator and DRAM are used.

(This is because the internal clock must have a 50% duty.)

An external clock may input to the XTALCK pin.

The SCSI block main clock can also be provided from XTALCK1 and XTAL1 if so specified by the setting of X1EN (pin 89).

#### XTALCK1, XTAL1

The main clock for the ECC and SCSI blocks. These pins are enabled for oscillator operation by setting X1EN (pin 89). The LC895125 is designed so that the ECC and SCSI blocks can also be operated asynchronously.

This means that precise 10-MB/s synchronous transfers can be achieved by providing a 20-MHz input to XTALCK1 and XTAL1.

A ceramic oscillator may be used here since only the rising edge of this signal is used.

In applications that do not use these pins, XTALCK1 must be tied to  $V_{SS}$  and XTAL1 must be left open.

• X1EN (input)

Set this pin to 1 to us use XTALCK1 and XTAL1 for the SCSI block main clock.

Set this pin to 0 to drive both the ECC and SCSI blocks from XTALCK0 and XTAL0.

• MCK (output)

Outputs either the XTALCK0 frequency or that frequency divided by 2. This pin's output can also be stopped if desired.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1996. Specifications and information herein are subject to change without notice.