

No.3085A

LC89060,89060M

### 6-Bit Video D/A Converters

#### Overview


The LC89060 and LC89060M are high-speed digital-to-analog converters suitable for use in video equipment and high-speed decoders. They operate from a single 5V supply, and feature a 30 Megasamples per second conversion rate and low power dissipation.


The LC89060 is available in 16-pin DIPs, and the LC89060M in 20-pin flatpacks.

#### **Features**

- · 30 MSPS conversion rate
- · Low 80mW (typ) power dissipation
- · Linearity error within ±0.5 LSB (max)
- · TTL-compatible inputs
- · High-speed CMOS process

Absolute Maximum Ratings a	at Ta = $25^{\circ}$ C, $V_{SS}$ = $0$ V			unit		
Maximum Supply Voltage	V <sub>DD</sub> max	-0.3  to  +		-		
Input Voltage	$V_{IN}$	$-0.3$ to $V_{DD}$ +	0.3	V		
Operating Temperature	Topr	-30 to +	- 75	3 V 5 °C 5 °C		
Storage Temperature	Tstg	-40 to $+$				
Recommended Operating Co.	nditions	min	typ	max	unit	
Supply Voltage	$ m V_{DD}$	4.75	5.0	5.25	V	
Reference Voltage (H)	$ m V_{RH}$			$V_{DD}$	v	
Reference Voltage (L)	$ m V_{RL}$	0			v	
Input 'H'-Level Voltage	$ m V_{IH}$	2.2	$V_{DD}$	+0.3	Ÿ	
Input 'L'-Level Voltage	$ m V_{IL}$	-0.3		0.8	v	
Data Setup Time	$\mathbf{t_s}$	5			ns	
Data Hold Time	$\mathbf{t_h}$	20			ns	
Operating Temperature	Ta	-30		75	°C	







SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Electrical Characteristics at Ta = 25°C, V <sub>DD</sub> = 5.0V, V <sub>RH</sub> - V <sub>RL</sub> = 1.0V			min	typ	max	unit
Resolution	RES			• •	6	bit
Maximum Sampling Frequency	Fs max		30		ľ	MSPS
Power Dissipation	Pd	Fs = 30MHz		80	120	$\mathbf{m}\mathbf{W}$
Linearity Error	I.L.	DC accuracy			$\pm 0.5$	LSB
Differential Linearily Error	D.L.	DC accuracy			$\pm 0.5$	LSB

## Equivalent Circuit Block Diagram



## Timing Chart



# Pin Functions

# • LC89060

Number	Name	Function
1	$V_{\mathrm{DD}}$	Positive supply
2	N.C.	No connection
3	$V_{RL}$	Low reference voltage input
4	N.C.	No connection
5	OUT.	Analog voltage output
6	$V_{RH}$	High reference voltage input
7	$V_{DD}$	Positive supply
8	GND	Supply ground
9	CLK	Clock input
10	D1	Digital input data, most significant bit
11	D2	Digital input data
12	D3	Digital input data
13	D4	Digital input data
14	D5	Digital input data
15	D6	Digital input data, least significant bit
16	GND	Supply ground

### • LC89060M

Number	Name	Function
1	$V_{ m DD}$	Positive supply
2	N.C.	No connection
3	N.C.	No connection
4	$V_{RL}$	Low reference voltage input
5	N.C.	No connection
6	OUT	Analog voltage output
7	N.C.	No connection
8	$V_{RH}$	High reference voltage input
9	$V_{DD}$	Positive supply
10	GND	Supply ground
11	CLK	Clock input
12	D1	Digital input data, most significant bit
13	N.C.	No connection
14	D2	Digital input data
15	D3	Digital input data
16	D4	Digital input data
17	D5	Digital input data
18	N.C.	No connection
19	D6	Digital input data, least significant bit
20	GND	Supply ground

#### **Functional Description**


Data on the input pins D1 to D6 is latched into the input flip-flops on the rising edge of the CLK input signal. This data is processed by the decoder while CLK is HIGH, and output on the falling edge of CLK. CLK should be held LOW if no data is being input to the converter.

 $V_{RH}$  and  $V_{RL}$  are the converter high and low reference voltages. The output voltage is linearly related to the input data,  $V_{RH}$  and  $V_{RL}$ , as shown in the table below.

	Input data	Output voltage
0	000000	V <sub>RL</sub>
1	000001	$V_{RL} + \frac{1}{64} (V_{RH} - V_{RL})$
2	000010	$V_{RL} + \frac{2}{64} (V_{RH} - V_{RL})$
62	111110	$V_{RL} + \frac{62}{64} (V_{RH} - V_{RL})$
63	111111	$V_{RL} + \frac{63}{64} (V_{RH} - V_{RL})$

### **Application Circuits**

The following diagrams show typical application circuits for the LC89060 and LC89060M. The high reference voltage is connected to the positive supply line, and the low reference voltage generated by a voltage divider and emitter follower. The analog output voltage is buffered by a high-speed op-amp or emitter-follower circuit, and low-pass filtered to remove unwanted frequency components.



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1996. Specifications and information herein are subject to change without notice.