# **Quad 2-Input Multiplexer** with Storage

The SN74LS298 is a Quad 2-Port Register. It is the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources.) The selected data is transferred to the output register synchronous with the HIGH to LOW transition of the Clock input.

The LS298 is fabricated with the Schottky barrier process for high speed and is completely compatible with all ON Semiconductor TTL families.

- Select From Two Data Sources
- Fully Edge-Triggered Operation
- Typical Power Dissipation of 65 mW
- Input Clamp Diodes Limit High Speed Termination Effects

#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.75	5.0	5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range		25	70	°C
I <sub>OH</sub>	I <sub>OH</sub> Output Current – High			-0.4	mA
I <sub>OL</sub>	Output Current – Low			8.0	mA



### ON Semiconductor

Formerly a Division of Motorola

http://onsemi.com

LOW POWER SCHOTTKY



PLASTIC N SUFFIX CASE 648




SOIC D SUFFIX CASE 751B

#### **ORDERING INFORMATION**

Device	Package	Shipping		
SN74LS298N	16 Pin DIP	2000 Units/Box		
SN74LS298D	16 Pin	2500/Tape & Reel		

# CONNECTION DIAGRAM DIP (TOP VIEW)




		LOADING (Note a)	
PIN NAMES		HIGH	LOW
S	Common Select Input	0.5 U.L.	0.25 U.L.
CP	Clock (Active LOW Going Edge) Input	0.5 U.L.	0.25 U.L.
$I_{0a} - I_{0d}$	Data Inputs from Source 0	0.5 U.L.	0.25 U.L.
I <sub>1a</sub> – I <sub>1d</sub>	Data Inputs from Source 1	0.5 U.L.	0.25 U.L.
$Q_a - Q_d$	Register Outputs	10 U.L.	5 U.L.


#### NOTES:

a) 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

#### **LOGIC SYMBOL**



#### LOGIC OR BLOCK DIAGRAM



V<sub>CC</sub> = PIN 16 GND = PIN 8

= PIN NUMBERS

#### **FUNCTIONAL DESCRIPTION**

The LS298 is a high speed Quad 2-Port Register. It selects four bits of data from two sources (ports)under the control of a Common Select Input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH to LOW transition of the Clock input  $(\overline{CP})$ . The 4-bit

output register is fully edge-triggered. The Data inputs (I) and Select input (S) must be stable only one setup time prior to the HIGH to LOW transition of the clock for predictable operation.

**TRUTH TABLE** 

	OUTPUT		
S	I <sub>0</sub>	l <sub>1</sub>	Q
I	I	Х	L
l I	h	Х	Н
h	Х	I	L
h	Х	h	Н

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

 $I = LOW\ Voltage\ Level\ one\ setup\ time\ prior\ to\ the\ HIGH\ to\ LOW\ clock\ transition.$ 

h = HIGH Voltage Level one setup time prior to the HIGH to LOW clock transition.

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits				
Symbol	Parameter	Min	Тур	Max	Unit	<b>Test Conditions</b>	
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V <sub>IL</sub>	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs	
V <sub>IK</sub>	Input Clamp Diode Voltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH Voltage	2.7	3.5		٧	$V_{CC}$ = MIN, $I_{OH}$ = MAX, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ per Truth Table	
V	Output I OW//altana		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	$V_{IN} = V_{IL}$ or $V_{IH}$ per Truth Table
	lancet I II Cl I Commant			20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
I <sub>IH</sub>	Input HIGH Current			0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V	
I <sub>IL</sub>	Input LOW Current			-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
I <sub>OS</sub>	Short Circuit Current (Note 1)	-20		-100	mA	V <sub>CC</sub> = MAX	
I <sub>CC</sub>	Power Supply Current			21	mA	V <sub>CC</sub> = MAX	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

# AC CHARACTERISTICS ( $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$ )

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t <sub>PLH</sub>	Propagation Delay,		18	27	ns	V <sub>CC</sub> = 5.0 V,
t <sub>PHL</sub>	Clock to Output		21	32	ns	C <sub>L</sub> = 15 pF

# AC SET-UP REQUIREMENTS ( $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$ )

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t <sub>W</sub>	Clock Pulse Width	20			ns	
t <sub>s</sub>	Data Setup Time	15			ns	
t <sub>s</sub>	Select Setup Time	25			ns	V <sub>CC</sub> = 5.0 V
t <sub>h</sub>	Data Hold Time	5.0			ns	
t <sub>h</sub>	Select Hold Time	0				


#### **DEFINITIONS OF TERMS**


SETUP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

 $HOLD\ TIME\ (t_h)$  — is defined as the minimum time following the clock transition from LOW to HIGH that the

logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

# **AC WAVEFORMS**






<sup>\*</sup>The shaded areas indicate when the input is permitted to change for predictable output performance.

Figure 1. Figure 2.

# **PACKAGE DIMENSIONS**

#### **N SUFFIX** PLASTIC PACKAGE CASE 648-08 ISSUE R




- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10 °	0°	10 °	
S	0.020	0.040	0.51	1.01	

# **PACKAGE DIMENSIONS**

#### **D SUFFIX** PLASTIC SOIC PACKAGE CASE 751B-05 **ISSUE J**



#### NOTES:

- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

  2. CONTROLLING DIMENSION: MILLIMETER.

  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES				
DIM	MIN	MAX	MIN	MAX				
Α	9.80	10.00	0.386	0.393				
В	3.80	4.00	0.150	0.157				
С	1.35	1.75	0.054	0.068				
D	0.35	0.49	0.014	0.019				
F	0.40	1.25	0.016	0.049				
G	1.27	BSC	0.050 BSC					
J	0.19	0.25	0.008	0.009				
K	0.10	0.25	0.004	0.009				
M	0 °	7°	0°	7°				
Р	5.80	6.20	0.229	0.244				
R	0.25	0.50	0.010	0.019				

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

North America Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**EUROPE:** LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (M–F 2:30pm to 5:00pm Munich Time)
Email: ONlit–german@hibbertco.com

**Phone:** (+1) 303–308–7141 (M–F 2:30pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 1:30pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

**Phone:** 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong 800–4422–3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549

**Phone**: 81–3–5487–8345 **Email**: r14153@onsemi.com

Fax Response Line: 303-675-2167

800-344-3810 Toll Free USA/Canada

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.

SN74LS298/D