June 1989


54LS168 Synchronous Bi-Directional BCD Decade Counter

General Description


The 54LS168 is a fully synchronous 4-state up/down counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/\overline{D} input to control the direction of counting. It counts in the BCD (8421) sequence and all state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock

Connection Diagram

Logic Symbol



Order Number 54LS168DMQB, 54LS168FMQB or 54LS168LMQB See NS Package Number E20A, J16A or W16A



 $V_{CC} = Pin 16$ GND = Pin 8

Pin Names	Description		
CEP	Count Enable Parallel Input (Active LOW)		
CET	Count Enable Trickle Input (Active LOW)		
CP	Clock Pulse Input (Active Rising Edge)		
P0-P3	Parallel Data Inputs		
PE	Parallel Enable Input (Active LOW)		
U/D	Up-Down Count Control Input		
Q0-Q3	Flip-Flop Outputs		
TC	Terminal Count Output (Active LOW)		

TL/F/10207-1

©1995 National Semiconductor Corporation

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range 54LS -55°C to +125°C

Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units		
	rarameter	Min	Max		
V _{CC}	Supply Voltage	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			V
V_{IL}	Low Level Input Voltage			0.7	V
Гон	High Level Output Current			-0.4	mA
loL	Low Level Output Current			4	mA
T _A	Free Air Operating Temperature	-55		125	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW Pn, CEP or CET to CP	15 15			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW P _n , CEP or CET to CP	5 5			ns
t _s (H) t _s (L)	Setup Time HIGH or LOW PE to CP	20 20			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW				ns
t _s (H) t _s (L)					ns
t _h (H) t _h (L)	Hold Time HIGH or LOW U/D to CP	0			ns
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	20 20			ns

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions			Typ (Note 1)	Max	Units
V_{I}	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 m_A$			-1.5	٧	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$		2.5			٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max,$ $V_{IH} = Min, V_{IL} = Max$				0.4	V
lį	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 10.0V$				0.1	mA
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$	Inputs			20	μΑ
			CET			40	μπ
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.5V$	Data	-0.5		-400	
			$CP, \overline{PE}, U/\overline{D}, \overline{CEP}$	-30		-400	μΑ
			CET	-60		-800	
Ios	Short Circuit Output Current	V _{CC} = Max (Note 2)		-20		-100	mA
Icc	Supply Current	V _{CC} = Max (Note 3)				34	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics $V_{CC}=+5.0V$, $T_A=+25^{\circ}C$ (See Section 1 for test waveforms and output load)

Symbol	Parameter	54LS168 C _L = 15 pF		Units
		Min	Max	
f _{Max}	Maximum Clock Frequency	25		MHz
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n		20 20	ns
t _{PLH} t _{PHL}	Propagation Delay CP to TC		30 30	ns
t _{PLH}	Propagation Delay CET to TC		15 20	ns
t _{PLH}	Propagation Delay U/D to TC		25 25	ns

Note 3: $\ensuremath{\mathsf{ICC}}$ is measured with all outputs open and all inputs grounded.

Functional Description

The 'LS168 uses edge-triggered D-type flip-flops and has no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the P0-P3 inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both $\overline{\text{CEP}}$ and $\overline{\text{CET}}$ must be LOW and $\overline{\text{PE}}$ must be HIGH. The U/ $\overline{\text{D}}$ input then determines the direction of counting. The Terminal Count (TC) output is normally HIGH and goes LOW, provided that CET is LOW, when a counter reaches zero in the COUNT DOWN mode or reaches 9 in the COUNT UP mode. The $\overline{\text{TC}}$ output state is not a function of the Count Enable Parallel (CEP) input level. The TC output of the 'LS168 decade counter can also be LOW in the illegal states 11, 13 and 15, which can occur when power is turned on or via parallel loading. If an illegal state occurs, the 'LS168 will return to the legitimate sequence within two counts. Since the TC signal is derived by decoding the flipflop states, there exists the possibility of decoding spikes on $\overline{\text{TC}}$. For this reason the use of $\overline{\text{TC}}$ as a clock signal is not recommended (see logic equation below).


- 1. Count Enable = $\overline{CEP} \bullet \overline{CET} \bullet \overline{PE}$
- 2. Up: $\overline{TC} = Q0 \bullet Q3 \bullet (U/\overline{D}) \bullet \overline{CET}$
- 3. Down: $\overline{TC} = Q0 \cdot Q1 \cdot Q2 \cdot Q3 \cdot (U/\overline{D}) \cdot \overline{CET}$

'LS168 Mode Select Table

PE	CEP	CET	U/D	Action on Rising Clock Edge
L	Х	Х	Х	Load ($P_n \rightarrow Q_n$)
Н	L	L	Н	Count Up (Increment)
Н	L	L	L	Count Down (Decrement)
Н	Н	X	Х	No Change (Hold)
Н	X	Н	Х	No Change (Hold)


- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial


State Diagram



TL/F/10207-3

Logic Diagram





Physical Dimensions inches (millimeters) (Continued) 0.050 - 0.0800.371 - 0.3901.270 - 2.032(9.423 - 9.906) $\frac{0.050\pm0.005}{(1.270\pm0.127)} \text{ TYP}$ 0.007 - 0.0180.004 - 0.006(0.178 - 0.457) TYP $\overline{(0.102 - 0.152)}$ <-- 0.000 MIN TYP 0.250 - 0.370 (6.350 - 9.398)0.300 0.245 - 0.275(7.620) MAX GLASS $\overline{(6.223-6.985)}$ 0.008 - 0.012DETAIL A $\overline{(0.203-0.305)}$ 0.250 - 0.370PIN NO. 1 DETAIL A IDENT (6.350 - 9.398)0.026 - 0.040(0.660 - 1.016)(0.381 - 0.482)

16-Lead Ceramic Flat Package (W) Order Number 54LS168FMQB NS Package Number W16A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 35 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

W16A (REV H)

Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications