# HD14194B


## 4-bit Bidirectional Universal Shift Register

The HD14194B is a 4-bit static shift register capable of operating in the parallel load, serial shift left, serial shift right, or hold mode. The asynchronous Reset input, when at a low level, overrides all other inputs, resets all stages, and forces all outputs low. When Reset is at a logic 1 level, the two mode control inputs,  $S_0$ and  $S_1$ , control the operating mode as shown in the truth table. Both serial and parallel operation are triggered on the positivegoing transition of the Clock input. The Parallel Data, Data Shift, and mode control inputs must be stable for the specified setup and hold times before and after the positive-going Clock transition.

#### FEATURES

- Quiescent Current = 5nA/pkg typ. @5V
- Typical Shift Frequency = 9MHz @10V
- Synchronous Right/Left Serial Operation
- Synchronous Parallel Load
- Asynchronous Hold (Do Nothing) Mode
- Functional Pin-for-Pin Equivalent of 74194

#### PIN ARRANGEMENT




#### TRUTH TABLE

Operating	Inputs(Reset = 1)						Outputs $(@ t_{n+1})$			
Mode	S,	Sı	DSR	DSL	Dp0-3	Q,	Q,	Qz	Q,	
Hold	0	0	×	x	x	Q.	$Q_1$	Q2	Q3	
Shift Left	1	0	×	0	х	Qι	Q2	Q3	0	
	1	0	×	1	×	Q,	Qz	Q,	1	
01:6 0:1.	0	1	0	×	×	0	ġ₀	$\mathbf{Q}_1$	Q,	
Shift Right	0	1	1	×	×	1	Q,	$\mathbf{Q}_1$	Q,	
Parallel	1	1	×	×	0	0	0	0	0	
	1	1	×	×	1	1	1	1	1	

× = Don't Care

t<sub>n+1</sub> = State after the next positive-going transition of the clock.








Characteristic	6 11		Test Carlins	- 4	-40°C		<b>25°</b> C		85		<b>T</b> T •.	
Characteristic	Symbol	Vop(V) Test Conditions		min	max	min	typ	max	min	max	Unit	
		5.0		-	0.05	_	0	0.05	—	0.05	v	
	Vol	10	$V_{in} = V_{DD}$ or ()	-	0.05	-	0	0.05	-	0.05		
		15		-	0.05	_	0	0.05	_	0.05		
Output Voltage	-	5.0		4.95	-	4.95	5.0	-	4.95	_	v	
	Vон	10	$V_{in}=0$ or $V_{DD}$	9.95	-	9.95	10		9.95	_		
		15		14.95	_	14.95	15	-	14.95			
		5.0	$V_{out} = 4.5 \text{ or } 0.5 \text{V}$	·	1.5	_	2.25	1.5	-	1.5	v	
· •	ViL	10	$V_{out} = 9.0 \text{ or } 1.0 \text{V}$	-	3.0	_	4.50	3.0	_	3.0		
T . 37 T.		15	Vout=13.5 or 1.5V	-	4.0	-	6.75	4.0	_	4.0		
Input Voltage		5.0	$V_{out} = 0.5 \text{ or } 4.5 \text{V}$ 3.5		_	3.5	2.75	_	3.5	_		
	VIH	10	$V_{out} = 1.0 \text{ or } 9.0 \text{V}$	7.0	-	7.0	5.50	_	7.0	-	v	
		15	$V_{out} = 1.5 \text{ or } 13.5 \text{V}$	11.0	-	11.0	8.25		11.0	_		
	Іон	5.0	$V_{OH} = 2.5 V$	-2.5		-2.1	-4.2	·	-1.7	—		
		5.0	$V_{OH} = 4.6 \mathrm{V}$	-0.52		-0.44	-0.88	_	-0.36	-		
		10	V <sub>OH</sub> = 9.5 V	-1.3	_	-1.1	-2.25	_	-0.9	_	· mA	
Output Drive Current		15	$V_{OH} = 13.5 \text{ V}$	-3.6	-	- 3.0	-8.8	_	-2.4	-		
	IOL	5.0	$V_{OL} = 0.4 V$	0.52 - 0.44 0.88			0.36	-				
		10	$V_{0L} = 0.5 V$	1.3	-	1.1	2.25		0.9		mA	
		15	$V_{0L} = 1.5 V$	3.6		3.0	8.8	-	2.4			
Input Current	Iin	15	<u> </u>	_	±0.3	-	±0.00001	±0.3	-	±1.0	μł	
Input Capacitance	Cin		$V_{in} = 0$		_	_	5.0	7.5		· _	pl	
Quiescent Current	IDD	5.0		-	20	-	0.005	20	-	150		
		10	Zero Signal,	-	40	-	0.010	40	-	300	μA	
		15	per Package	-	80		0.015	80	_	600		
	• Іт	5.0	Dynamic $+I_{DD}$ ,	-		-	0.95	-		-	Aپر	
Total Supply Current*		10	$C_{i} = 50 \mathrm{pF}, f = 1 \mathrm{kHz}$		-		1.9	-	-	-		
		15	per Gate	_	<u> </u>	_	2.9					

### **ELECTRICAL CHARACTERISTICS**

 $\boldsymbol{\ast}$  To calculate total supply current at frequency other than 1kHz.

 $@V_{DD} = 5.0 V I_T = (0.95 \mu A/kHz) f + I_{DD} @V_{DD} = 10 V I_T = (1.9 \mu A/kHz) f + I_{DD} @V_{DD} = 15 V I_T = (2.9 \mu A/kHz) f + I_{DD}$ 

### ■ POWER DISSIPATION TEST CIRCUIT AND WAVEFORM



162

SWITCHING	CHARACTERICS	$(C_L = 50  \mathrm{pF},$	$Ta = 25^{\circ}C$ )
-----------	--------------	---------------------------	----------------------

Charac	teristic	Symbol	$V_{DD}(\mathbf{V})$	min	typ	max	Unit	
Output Rise and Fall Time			5.0	_	100	200		
		tr,tj	10	_	50	100	ns	
			15	_	40	80		
			5.0	—	275	550		
	Clock	tplh.	10		110	220	ns	
Propagation		tphl	15	-	85	170		
Delay Time			5.0	-	350	700		
	Reset	<i>tphl</i>	10		140	280	ns	
	-4		15	-	110	220	-	
			5.0	280	140	_	<u> </u>	
Clock Pulse Widt	th	PWc	10	110	55	_	ns	
			15	85	40	_	1	
Reset Pulse Width			5.0	180	90		ns	
		PWR	10	70	35	-		
			15	50	26		7	
			5.0		3.6	1.8	· · ·	
Clock Frequency		PRF	10	_	9.0	4.5	МН2	
			15		12	6.0		
			5.0		·			
Clock Pulse Rise	and Fall Time	tr, tj	10		No Limit			
			15					
			5.0	10	-8.0	_		
	Data-to-Clock		10	20	0	_		
Setup Time			15	40	9.0	_	1	
Setup 11me	Mode Control	tsetup	5.0	200	· 100	-	פת –	
	-to-Clock		10	75	36		-	
			15	55	27		1	
			5.0	180	90			
	Data-to-Clock	<b>Č</b> hold	10	50	25		1	
Hold Time			15	35	10		1	
Hold lime	Mode Control -to-Clock		5.0	0	- 40	_		
			10	0	- 27			
			15	0	- 20			
			<u>نا الم الم الم الم الم الم الم الم الم ال</u>		t			
			5.0	300	150	-	1	
Reset Removal T	`ime*	trem.	5.0 10	<u> </u>	150 55		ns	


\* The reset signal must be high prior to a positive-going transition of the clock.




163


### DC CHARACTERISTIC TEST CIRCUIT

Parallel Load






Interchange DSR with DSL and  $S_0$  with  $S_1$  for testing shift left.







Unit: mm










Hitachi Code	DP-16
JEDEC	Conforms
EIAJ	Conforms
Weight (reference value)	1.07 g

## Cautions

- Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.



# HITACHI