# Designer's™ Data Sheet


# **Power Field Effect Transistor** P-Channel Enhancement-Mode Silicon Gate

This TMOS Power FET is designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data I<sub>DSS</sub>, V<sub>DS(on)</sub>, V<sub>GS(th)</sub> and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads
- Ultra Low rDS(on) P-Channel Series








# Motorola Preferred Device

**MTP23P06** 

**TMOS POWER FET** 23 AMPERES  $r_{DS(on)} = 0.12 \text{ OHM}$ 60 VOLTS



#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	60	Vdc
Drain-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	VDGR	60	Vdc
Gate-Source Voltage — Continuous — Non-Repetitive (t <sub>p</sub> ≤ 50 μs)	V <sub>G</sub> S V <sub>G</sub> SM	± 15 ± 20	Vdc
Drain Current — Continuous — Pulsed	I <sub>D</sub>	23 75	Adc
Total Power Dissipation Derate above 25°C	PD	125 0.8	Watts W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C

#### THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R <sub>Ø</sub> JC R <sub>Ø</sub> JA	1.0 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	℃

# **ELECTRICAL CHARACTERISTICS** (T<sub>.j</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage (V <sub>GS</sub> = 0, I <sub>D</sub> = 0.25 mA)	V(BR)DSS	60	-	Vdc
Zero Gate Voltage Drain Current ( $V_{DS} = Rated\ V_{DSS},\ V_{GS} = 0$ ) ( $V_{DS} = Rated\ V_{DSS},\ V_{GS} = 0,\ T_J = 125^{\circ}C$ )	IDSS	<del>_</del>	0.1 1.0	mAdc
Gate-Body Leakage Current, Forward (V <sub>GSF</sub> = 15 Vdc, V <sub>DS</sub> = 0)	IGSSF	_	100	nAdc
Gate-Body Leakage Current, Reverse (V <sub>GSR</sub> = 15 Vdc, V <sub>DS</sub> = 0)	IGSSR	_	100	nAdc

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Designer's is a trademark of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 1

6367254 D102888 62T **III** 



## **ELECTRICAL CHARACTERISTICS** — continued (T<sub>.1</sub> = 25°C unless otherwise noted)

	Characteristic	Symbol	Min	Max	Unit
ON CHARACTERISTICS*		•	•		
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 1.0 mA) (T <sub>J</sub> = 100°C)		V <sub>GS(th)</sub>	2.0 1.5	4.5 4.0	Vdc
Static Drain-to-Source On-Resista	nnce (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 11.5 Adc)	rDS(on)		0.12	Ohm
Drain-to-Source On-Voltage (VGS (ID = 23 Adc) (ID = 11.5 Adc, $T_J = 100^{\circ}C$ )	; = 10 V)	V <sub>DS(on)</sub>	_	3.3 3.0	Vdc
Forward Transconductance (VDS	= 15 V, I <sub>D</sub> = 11.5 A)	g <sub>FS</sub>	5.0	_	mhos
OYNAMIC CHARACTERISTICS					
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$	C <sub>iss</sub>	-	1700	pF
Output Capacitance	VDS = 25  V, VGS = 0, f = 1.0  MHz	Coss	_	900	
Reverse Transfer Capacitance	See Figure 11	C <sub>rss</sub>	_	400	
WITCHING CHARACTERISTICS*					
Turn-On Delay Time		td(on)	_	30	ns
Rise Time	$(V_{DD} = 25 \text{ V}, I_{D} = 23 \text{ Amp},$	tr		170	
Turn-Off Delay Time	R <sub>gen</sub> = 13 Ohms) See Figures 9, 13 and 14	td(off)	-	140	
Fall Time	-	tf	_	120	
Total Gate Charge	(V <sub>DS</sub> = 0.8 Rated V <sub>DSS</sub> ,	$\Omega_{g}$	80 (Typ)	120	пC
Gate-Source Charge	$V_{DS} = 0.6$ Rated $V_{DSS}$ , $I_{D} = 23$ Amp, $V_{GS} = 10$ V)  See Figure 12	Qgs	10 (Typ)	_	
Gate-Drain Charge		Q <sub>gd</sub>	30 (Typ)	_	1
OURCE-DRAIN DIODE CHARACTE	RISTICS*				
Forward On-Voltage	(I <sub>S</sub> = 23 Amp, V <sub>GS</sub> = 0)	V <sub>SD</sub>	2.2 (Typ)	3.5	Vdc
Forward Turn-On Time		ton	100 (Typ)		ns
Reverse Recovery Time		trr	120 (Typ)	_	
NTERNAL PACKAGE INDUCTANCE	(TO-220)				
Internal Drain Inductance (Measured from the contact scr (Measured from the drain lead	ew on tab to center of die) 0.25" from package to center of die)	Ld	3.5 (Typ) 4.5 (Typ)		nH
Internal Source Inductance (Measured from the source lead	d 0.25" from package to center of pad)	L <sub>S</sub>	7.5 (Typ)	_	

<sup>\*</sup>Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

### TYPICAL ELECTRICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Normalized Breakdown Voltage versus Temperature




Figure 5. On-Resistance versus Drain Current






Figure 6. Normalized On-Resistance






#### FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-tosource voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

#### **SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

Figure 8. Maximum Rated Switching Safe Operating Area



The power averaged over a complete switching cycle must be less than:

$$\frac{\mathsf{TJ}(\mathsf{max}) - \mathsf{TC}}{\mathsf{R}_{\theta}\mathsf{JC}}$$

Figure 9. Resistive Switching Time Variation versus Gate Resistance





Figure 10. Thermal Response



8





Figure 12. Gate Charge versus Gate-To-Source Voltage



### **RESISTIVE SWITCHING**

Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms



8

In the fabrication of a TMOS FET, a diode is formed across the source-to-drain terminals as shown in Figure 15. Reversal of the drain voltage will cause current flow in the reverse direction. This diode may be used in circuits

requiring external fast recovery diodes, therefore, typical characteristics of the on voltage, forward turn-on and reverse recovery times are given.

Figure 15. TMOS FET With Source-To-Drain Diode




Figure 16. Diode Switching Waveform




Figure 17. TMOS Diode Switching Test Circuit

+ 15 V VCC NOTE: DUT is Shown as an N-Channel TMOS but can also be a P-Channel when appropriately connected. DUT Driver is the same device as DUT Diode (or Com-100 μH, 30 A 47 plement for P-Channel DUT Diode) (2,200 μH, 15 A MJE210 + 15 V **INDUCTORS** (2) 1N4933 IN PARALLEL) MC14001 100 0.001 μF J. W. MILLER: 270 10 k 2 W ۱s 07828  $R_1$ **≨** 270 k 250 k 1 k 2N4401 (2) 22 0.003 100 pF 1N914 μF 680 1.5 k **R<sub>1</sub>: DUTY CYCLE** 1N914 CONTROL 470 DUT + 15 V DRIVER f ≈ 25 kHz 2N4402 **MJE200** TO SET D-S DIODE CURRENT IS, 56 ADJUST R1 AND/OR VCC 2 W -O - V ≤ 5 V 47

8