54ABT16500 18-Bit Universal Bus Transceivers with TRI-STATE Outputs

July 1998

💊 National Semiconductor

## 54ABT16500 18-Bit Universal Bus Transceivers with TRI-STATE® Outputs

\_

### **General Description**

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock ( $\overline{CLKAB}$  and  $\overline{CLKBA}$ ) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if  $\overline{CLKAB}$  is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the high-to-low transition of  $\overline{CLKAB}$ . Output-enable OEAB is active-high. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, and  $\overline{CLKBA}$ . The output enables are complementary (OEAB is active high and  $\overline{OEBA}$  is active low).

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

#### Features

- Combines D-Type latches and D-Type flip-flops for operation in transparent, latched, or clocked mode
- Flow-through architecture optimizes PCB layout
- Guaranteed latch-up protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Non-destructive hot insertion capability
- Standard Microcircuit Drawing (SMD) 5962-9687001

### **Ordering Code**

Military	Package Number	Package Description
54ABT16500W-QML	WA56A	56-Lead Cerpack

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

© 1998 National Semiconductor Corporation DS100225

1

PrintDate=1998/07/14 PrintTime=11:08:55 43605 ds100225 Rev. No. 1 cmserv Proof

Downloaded from Elcodis.com electronic components distributor

Connection Diagram								
Pin Ass	signment for Cerpack							
0EAB - LEAB - A,- GND - A,2 - V_CC <sup>-</sup> A,4 - A,5 - COND - COND -	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$							
A14 A15 V <sub>CC</sub> A16	$\begin{array}{cccccccccccccccccccccccccccccccccccc$							

### Function Table (Note 1)

+

	Inp	Output		
OEAB	LEAB	CLKAB	Α	В
L	Х	Х	Х	Z
н	н	Х	L	L
н	Н	Х	н	н
н	L	$\downarrow$	L	L
н	L	$\downarrow$	н	н
н	L	н	Х	B <sub>o</sub> (Note 2)
н	L	L	Х	B <sub>o</sub> (Note 3)


Note 1: A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

Note 2: Output level before the indicated steady-state input conditions were established.

Note 3: Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low.

www.national.com

PrintDate=1998/07/14 PrintTime=11:08:55 43605 ds100225 Rev. No. 1 cmserv **Proof** 



3

+

### Absolute Maximum Ratings (Note 4)

Storage Temperature	–65°C to +150°C
Ambient Temperature under Bias	–55°C to +125°C
Junction Temperature under Bias	
Ceramic	–55°C to +175°C
V <sub>CC</sub> Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 4)	-0.5V to +7.0V
Input Current (Note 4)	-30 mA to +5.0 mA
Voltage Applied to Any Output	
in the Disabled or	
Power-off State	-0.5V to 5.5V
in the HIGH State	–0.5V to V $_{\rm CC}$
Current Applied to Output	
in LOW State (Max)	twice the rated $I_{OL}$ (mA)
DC Latchup Source Current	–500 mA

Over Voltage Latchup (I/O)

+

# Recommended Operating Conditions

Free Air Ambient Temperature	
Military	–55°C to +125°C
Supply Voltage	
Military	+4.5V to +5.5V
Minimum Input Edge Rate	$(\Delta V / \Delta t)$
Data Input	50 mV/ns
Enable Input	20 mV/ns
Note 4: Absolute maximum ratings are values beyond be damaged or have its useful life impaired. Function conditions is not implied.	,
Note 5: Either voltage limit or current limit is suffic	ient to protect inputs.

10V

### **DC Electrical Characteristics**

Symbol	Parameter		ABT16500		Units	V <sub>cc</sub>	Conditions		
		F	Min	Тур	Max	1			
VIH	Input HIGH Voltage		2.0			V		Recognized HIGH Signal	
VIL	Input LOW Voltage				0.8	V		Recognized LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
V <sub>OH</sub>	Output HIGH Voltage	54ABT	2.5			V	Min	$I_{OH} = -3 \text{ mA}$	
		54ABT	2.0			V	Min	I <sub>OH</sub> = -24 mA	
V <sub>OL</sub>	Output LOW Voltage	54ABT			0.55	V	Min	I <sub>OL</sub> = 48 mA	
Ι <sub>Η</sub>	Input HIGH Current				5	μA	Max	V <sub>IN</sub> = 2.7V (Note 6)	
					5			V <sub>IN</sub> = V <sub>CC</sub>	
I <sub>BVI</sub>	Input HIGH Current Breakdown Test				7	μA	Max	V <sub>IN</sub> = 7.0V	
I <sub>IL</sub>	Input LOW Current				-5	μA	Max	V <sub>IN</sub> = 0.5V (Note 6)	
					-5			$V_{IN} = 0.0V$	
V <sub>ID</sub>	Input Leakage Test		4.75			V	0.0	I <sub>ID</sub> = 1.9 μA	
								All Other Pins Grounded	
I <sub>IH</sub> +	Output Leakage Current				50	μA	0 – 5.5V	$V_{OUT} = 2.7V; \overline{OE}, OE = 2.0V$	
I <sub>OZH</sub>									
I <sub>IL</sub> +	Output Leakage Current				-50	μA	0 – 5.5V	$V_{OUT} = 0.5V; \overline{OE}, OE = 2.0V$	
I <sub>OZL</sub>									
los	Output Short-Circuit Current		-100		-275	mA	Max	V <sub>OUT</sub> = 0V	
ICEX	Output High Leakage Current				50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>	
I <sub>ZZ</sub>	Bus Drainage Test				100	μA	0.0	V <sub>OUT</sub> = 5.5V; All Others GND	
I <sub>CCH</sub>	Power Supply Current				1.0	mA	Max	All Outputs HIGH	
I <sub>CCL</sub>	Power Supply Current				68	μA	Max	An or Bn Outputs Low	
I <sub>CCZ</sub>	Power Supply Current				1.0	mA	Max	$\overline{OE}_n = V_{CC},$	
								All Others at V <sub>CC</sub> or GND	
I <sub>CCT</sub>	Additional I <sub>CC</sub> /Input				2.5	mA	Max	$V_{I} = V_{CC} - 2.1V$	
								All Others at V <sub>CC</sub> or GND	
ICCD	Dynamic I <sub>CC</sub> No	Load				mA/	Max	Outputs Open	
	(Note 6)				0.23	MHz		Transparent Mode	
								One Bit Toggling, 50% Duty Cycle	

Note 6: Guaranteed, but not tested.

www.national.com

+

4

PrintDate=1998/07/14 PrintTime=11:08:55 43605 ds100225 Rev. No. 1 cmserv **Proof** 

4

Min Max	Units	V	<b>A</b> 11-1
		V <sub>cc</sub>	Conditions C <sub>L</sub> = 50 pF; R <sub>L</sub> = 500Ω
1.1	V	5.0	$T_A = 25^{\circ}C$ (Note 7)
-1.7	V	5.0	$T_A = 25^{\circ}C$ (Note 7)
	-1.7	-1.7 V	

Note 7: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

### **AC Electrical Characteristics**

Symbol	Parameter	54ABT		Units	Fig.
		~	C to +125°C .5V−5.5V		No.
		C <sub>L</sub> = 50 pF			
		Min	Max		
f <sub>max</sub>	Maximum Clock Frequency	150		MHz	
t <sub>PLH</sub>	Propagation Delay	1.0	6.5	ns	Figure 4
t <sub>PHL</sub>	A or B to B or A	1.0	7.0		
t <sub>PLH</sub>	Propagation Delay	1.0	7.0	ns	Figure 4
t <sub>PHL</sub>	LEAB or LEBA to B or A	1.0	7.8		
t <sub>PLH</sub>	Propagation Delay	1.0	7.5	ns	Figure 4
t <sub>PHL</sub>	CLKAB or CLKBA to B or A	1.0	8.0		
t <sub>PZH</sub>	Propagation Delay	1.0	6.3	ns	Figure 6
t <sub>PZL</sub>	OEAB or OEBA to B or A	1.0	6.5		
t <sub>PHZ</sub>	Propagation Delay	1.0	7.2	ns	Figure 6
t <sub>PLZ</sub>	OEAB or OEBA to B or A	1.0	6.8		

## **AC Operating Requirements**

+

Symbol	Parameter		ABT	Units	Fig. No.
			C to +125°C		
		$V_{CC} = 4.5V - 5.5V$ $C_{L} = 50 \text{ pF}$			
		Min	Max		
t <sub>s</sub> (H)	Setup Time,	4.5		ns	Figure 7
t <sub>s</sub> (L)	A to CLKAB	4.5			
t <sub>h</sub> (H)	Hold Time,	0		ns	Figure 7
t <sub>h</sub> (L)	A to CLKAB	0			
t <sub>s</sub> (H)	Setup Time,	4.0		ns	Figure 7
t <sub>s</sub> (L)	B to CLKBA	4.0			
t <sub>h</sub> (H)	Hold Time,	0		ns	Figure 7
t <sub>h</sub> (L)	B to CLKBA	0			
t <sub>s</sub> (H)	Setup Time, A to LEAB	1.5		ns	Figure 7
t <sub>s</sub> (L)	or B to LEBA, CLK High	1.5			
t <sub>h</sub> (H)	Hold Time, A to LEAB	1.5			Figure 7
t <sub>h</sub> (L)	or B to LEBA, CLK High	1.5		ns	
t <sub>s</sub> (H)	Setup Time, A to LEAB	4.5		ns	Figure 7
t <sub>s</sub> (L)	or B to LEBA, CLK Low	4.5			
t <sub>h</sub> (H)	Hold Time, A to LEAB	1.5		ns	Figure 7
t <sub>h</sub> (L)	or B to LEBA, CLK Low	1.5			
t <sub>w</sub> (H)	Pulse Width,	3.3		ns	Figure 5
t <sub>w</sub> (L)	LEAB or LEBA, High	3.3			

5

www.national.com

PrintDate=1998/07/14 PrintTime=11:08:55 43605 ds100225 Rev. No. 1 cmserv **Proof** 

\_

Symbol	Parameter	54	ABT	Units	Fig.
		$T_{A} = -55^{\circ}$	-	No.	
		A	.5V-5.5V		
	C <sub>L</sub> = 50 pF				
	Min	Max	1		
t <sub>w</sub> (H)	Pulse Width, CLKAB	3.3		ns	Figure 5
t <sub>w</sub> (L)	or CLKBA, High or Low	3.3			

# Capacitance

Symbol	Parameter	Тур	Units	Conditions, T <sub>A</sub> = 25°C
C <sub>IN</sub>	Input Capacitance	5.0	pF	$V_{CC} = 0.0V$
C <sub>I/O</sub> (Note 8)	Output Capacitance	11.0	pF	$V_{CC} = 5.0V$


Note 8: C<sub>I/O</sub> is measured at frequency f = 1 MHz per MIL-STD-883B, Method 3012.

www.national.com

PrintDate=1998/07/14 PrintTime=11:08:55 43605 ds100225 Rev. No. 1 cmserv **Proof** 

+

+




PrintDate=1998/07/14 PrintTime=11:08:56 43605 ds100225 Rev. No. 1 cmserv **Proof** 

+

7

+



+

8

PrintDate=1998/07/14 PrintTime=11:08:56 43605 ds100225 Rev. No. 1 cmserv **Proof** 

Book

Extract End