FEATURES

- Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Asynchronous Clear

DESCRIPTION


These 8-bit shift registers feature gated serial inputs and an asynchronous clear. The gated serial inputs (A and B) permit complete control over incoming data as a low at either (or both) input(s) inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is high or low, but only information meeting the setup requirements will be entered. Clocking occurs on the low-to-high-level transition of the clock input. All inputs are diode-clamped to minimize transmission-line effects.

9LS/54LS devices are characterized for operation over the full military temperature range of -55° C to 125° C; 9LS/74LS devices are characterized for operation from 0°C to 70°C.

FUNCTION TABLES

	INPUTS	OUTPUTS				
CLEAR	CLOCK	A	в	QA	Q _B .	Q _H
L	x	x	x	L	L	L
н	L	x	х	Q _{A0}	0 _{B0}	a _{H0}
н	Ť	н	н	н	Q _{An}	
н	↑ (L	х	L	Q _{An}	QGn
н	î	х	L	L	Q _{An}	Q _{Gn}

PIN-OUT DIAGRAM




- H = high level (steady state), L = low level (steady state)
- X = irrelevant (any input, including transitions)
- \uparrow = transition from low to high level.

 Q_{A0}, Q_{B0}, Q_{H0} = the level of Q_A, Q_B or Q_H , respectively, before the indicated steady state input conditions were established.


 Q_{An} , Q_{Gn} = the level of Q_A or Q_G before the most recent \uparrow transition of the clock; indicates a one-bit shift.

TYPICAL CLEAR, SHIFT, AND CLEAR SEQUENCES





8-Bit Parallel-Out Serial Shift Registers



	9	9LS/54LS		9LS/74LS			Unit
	Min	Nom	Max	Min	Nom	Max	
	4,5	5	5.5	4.75	5	5.25	V
Supply voltage, V _{CC}			-400	<u>├</u> ───		-400	μA
High-level output current, IOH			4		†	8	mA
Low-level output current, IOL			25	0		25	MHz
Clock frequency, fclock			+	20			ns
Width of clock or clear input pulse, tw				15			ns
Data setup time, t _{setup} (see Figure 1)				5	1		ns
Data hold time, t _{hold} (see Figure 1) Operating free-air temperature, T _A	-55		125	0		70	°C

ctrical Characteristics Over Recommended Free-Air Temperature Range (Unless Otherwise Noted) Elo

ectrical Gilard		9LS/54LS			9	Unit			
Parameter	Test Conditions	Min	Typ**	Max	Min	Typ**	Max		
			2			2			V
/н				+	0.7			0,8	V
/ _{IL}	V _{CC} =MIN, I _I =-18mA				-1,5			-1.5	V
/ <u>и </u>	V_{CC} =MIN, V_{IH} =2V, V_{IL} = V_{IL} max, I_{OH} =-400 μ A		2.5	3.5		2.7	3,5		V
	$V_{IL} = V_{IL} max$, $V_{IH} = 2V$, $V_{CC} = MIN$, $V_{IH} = 2V$,	I _{OL} =4mA		0.25	0.4		0.25	0.4	
'OL	$V_{CC} = V_{IL} = V_{IL}$ max	I _{OL} =8mA					0.35	0.5	
	V _{CC} =MAX, V ₁ =7V				0.1			0.1	m
l	V_{CC} =MAX, V_{I} =2.7V				20		I	20	μ
I <u>H</u>		<u> </u>		†	-0.4			-0.4	m
IL	V _{CC} =MAX, V _I =0.4V		-15		-100	-15	1	-100	m
os†	V _{CC} =MAX			16	27	† <u>, , , , , , , , , , , , , , , , , , ,</u>	16	27	m
Icc ^{††}	V _{CC} =MAX				<u> </u>	·		for the a	nolic

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

* All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$. tNot more than one output should be shorted at a time.

the clock input at 2.4V, and a momentary ground, then 4.5V applied to clear.

Switching Characteristics, V_{cc} = 5V Over Recommended Free-Air Temperature Range

-55°C			+25°C			+125°C			Unit	
Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	1	
 = 15pF,	R_ = 21	αΩ (See	Fig. 1, p	bage 2-9	5 and Fi	ig. A, pa	ige 2-17	4)	· · · · · ·	
			25	36					MHz	
	26	38	<u> </u>	24	36		26	38	ns	
	<u> </u>			17	27		20	30	ns	
				21	32		24	35	ns	
= 50pF	$R_1 = 2$	kΩ (See	Fig. 1,	page 2-	95 and F	ig. A, p	age 2-17	74)		
1		42	Г	27	40		29	42	ns	
		34		20	31		23	34	ns	
	27	39	╂─────	24	36		27	39	ns	
	= 15pF,	= 15pF, R _L = 21 26 20 24 = 50pF, R _L = 2 29 23	Min Typ Max 15pF, $R_L = 2k\Omega$ (See 26 38 26 38 20 30 24 35 35 50pF, $R_L = 2k\Omega$ (See 29 42 23 34	Min Typ Max Min = 15pF, $R_L = 2k\Omega$ (See Fig. 1, p 25 26 38 25 26 38 20 20 30 24 24 35 35 = 50pF, $R_L = 2k\Omega$ (See Fig. 1, p 29 42 23 34 34	Min Typ Max Min Typ 15pF, $R_L = 2k\Omega$ (See Fig. 1, page 2-9 25 36 26 38 24 20 30 17 24 35 21 = 50pF, $R_L = 2k\Omega$ (See Fig. 1, page 2-9 21 23 34 20	Min Typ Max Min Typ Max 15pF, $R_L = 2k\Omega$ (See Fig. 1, page 2-95 and Fig. 1	Min Typ Max Min Typ Max Min 15pF, $R_L = 2k\Omega$ (See Fig. 1, page 2-95 and Fig. A, page 25 36 1 26 38 24 36 1 20 30 17 27 1 24 35 21 32 1 50pF, $R_L = 2k\Omega$ (See Fig. 1, page 2-95 and Fig. A, page 2-95 and Fig. A	Min Typ Max Min Typ Max Min Typ 15pF, $R_L = 2k\Omega$ (See Fig. 1, page 2-95 and Fig. A, page 2-17 25 36 26 26 38 24 36 26 20 30 17 27 20 24 35 21 32 24 = 50pF, $R_L = 2k\Omega$ (See Fig. 1, page 2-95 and Fig. A, page 2-17 20 24 23 34 20 31 23	Min Typ Max Min Typ Max Min Typ Max 15pF, $R_L = 2k\Omega$ (See Fig. 1, page 2-95 and Fig. A, page 2-174) 25 36 - - 26 38 24 36 26 38 20 30 17 27 20 30 24 35 21 32 24 35 = 50pF, $R_L = 2k\Omega$ (See Fig. 1, page 2-95 and Fig. A, page 2-174) 29 42 27 40 29 42 23 34 20 31 23 34	

Note: AC specification shown under -55° C and $+125^{\circ}$ C are for 9LS devices only. All 50pF specifications are for 9LS only.

LS164

2-94




FIGURE 1

VOLTAGE WAVEFORMS

NOTES: A. Q_A output is illustrated. Relationship of serial input A and B data to other Q outputs is illustrated in the typical shift sequence: B. Outputs are set to the high level prior to the measurement of tp_{HL} from the clear input.

