

# HCS32MS

## Radiation Hardened Quad 2-Input OR Gate

September 1995

## Features

- 3 Micron Radiation Hardened SOS CMOS
- Total Dose 200K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm<sup>2</sup>/mg
- Single Event Upset (SEU) Immunity < 2 x 10<sup>-9</sup> Errors/Bit-Day (Typ)
- Dose Rate Survivability: >1 x 10<sup>12</sup> RAD (Si)/s
- Dose Rate Upset >10<sup>10</sup> RAD (Si)/s 20ns Pulse
- Latch-Up Free Under Any Conditions
- Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- Input Logic Levels
  - VIL = 30% of VCC Max
  - VIH = 70% of VCC Min
- Input Current Levels Ii  $\leq$  5µA @ VOL, VOH

## Description


The Intersil HCS32MS is a Radiation Hardened Quad 2-Input OR Gate. A low on both inputs forces the output to a high state.


The HCS32MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.

The HCS32MS is supplied in a 14 lead Ceramic flatpack (K suffix) or a SBDIP Package (D suffix).

## **Ordering Information**

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
HCS32DMSR	-55°C to +125°C	Intersil Class S Equivalent	14 Lead SBDIP
HCS32KMSR	-55°C to +125°C	Intersil Class S Equivalent	14 Lead Ceramic Flatpack
HCS32D/ Sample	+25°C	Sample	14 Lead SBDIP
HCS32K/ Sample	+25°C	Sample	14 Lead Ceramic Flatpack
HCS32HMSR	+25°C	Die	Die





#### TRUTH TABLE

INP	OUTPUTS						
An	Bn	Yn					
L	L	L					
L	Н	н					
Н	L	н					
Н	Н	Н					

NOTE: L = Logic Level Low, H = Logic level High

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999

## **Absolute Maximum Ratings**

Supply Voltage (VCC)	Th
Input Voltage Range, All Inputs0.5V to VCC +0.5V	
DC Input Current, Any One Input±10mA	
DC Drain Current, Any One Output	M
(All Voltage Reference to the VSS Terminal)	
Storage Temperature Range (TSTG)65°C to +150°C	
Lead Temperature (Soldering 10sec) +265°C	lf
Junction Temperature (TJ) +175°C	sir
ESD Classification	

## **Reliability Information**

Thermal Resistance SBDIP Package Ceramic Flatpack Package	θ <sub>JA</sub> 74ºC/W 116ºC/W	θ <sub>JC</sub> 24°C/W 30°C/W
Maximum Package Power Dissipation at +12	25°C Ambien	t
SBDIP Package		0.68W
Ceramic Flatpack Package		0.43W
If device power exceeds package dissipation	capability, p	rovide heat
sinking or derate linearly at the following rate	:	
SBDIP Package	1	3.5mW/ºC
Ceramic Flatpack Package		8.6mW/ <sup>o</sup> C

CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation..

## **Operating Conditions**

Supply Voltage (VCC)	+4.5V to +5.5V
Input Rise and Fall Times at VCC = 4.5V (TR, TF)	. 100ns/V Max
Operating Temperature Range (T <sub>A</sub> )	5°C to +125°C

Input Low Voltage (VIL)	. 0.0V to 30% of VCC
Input High Voltage (VIH)	. 70% of VCC to VCC

			GROUP		LIN	IITS	
PARAMETER	SYMBOL	(NOTE 1) CONDITIONS	A SUB- GROUPS	TEMPERATURE	MIN	МАХ	UNITS
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	10	μA
			2, 3	+125°C, -55°C	-	200	μA
Output Current (Sink)	IOL	VCC = 4.5V, VIH = 4.5V, VOUT = 0.4V, VIL = 0V	1	+25°C	4.8	-	mA
		VOOT = 0.4V, VIE = 0V	2, 3	+125°C, -55°C	4.0	-	mA
Output Current (Source)	ЮН	VCC = 4.5V, VIH = 4.5V, VOUT = VCC -0.4V,	1	+25°C	-4.8	-	mA
(Source)		VIL = 0V	2, 3	+125°C, -55°C	-4.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V, VIH = 3.15V, IOL = 50μA, VIL = 1.35V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
		VCC = 5.5V, VIH = 3.85V, IOL = 50μA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V, VIH = 3.15V, IOH = -50μA, VIL = 1.35V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
		VCC = 5.5V, VIH = 3.85V, IOH = -50μA, VIL = 1.65V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	±0.5	μA
Guneni			2, 3	+125°C, -55°C	-	±5.0	μA
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), (Note 2)	7, 8A, 8B	+25°C, +125°C, -55°C	-	-	-

## TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

#### NOTES:

1. All voltages reference to device GND.

2. For functional tests VO  $\ge$  4.0V is recognized as a logic "1", and VO  $\le$  0.5V is recognized as a logic "0".

	TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS						
		(NOTES 1, 2)	GROUP A SUB-		LIN	IITS	
PARAMETER	SYMBOL	CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	UNITS
Input to Output	TPHL	VCC = 4.5V	9	+25°C	2	18	ns
			10, 11	+125°C, -55°C	2	20	ns
Data to Output	TPLH	VCC = 4.5V	9	+25°C	2	20	ns
			10, 11	+125°C, -55°C	2	22	ns

## TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTES:

1. All voltages referenced to device GND.

2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input tr = tf = 3ns, VIL = GND, VIH = VCC.

					LIM	IITS	
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	МАХ	UNITS
Capacitance Power Dissipation	CPD	VCC = 5.0V, f = 1MHz	1	+25°C	-	6	pF
Dissipation			1	+125°C, -55°C	-	11	pF
Input Capacitance	CIN	VCC = 5.0V, f = 1MHz	1	+25°C	-	10	pF
			1	+125°C	-	10	pF
Output Transition	TTHL TTLH	VCC = 4.5V	1	+25°C	-	15	ns
I III E			1	+125°C	-	22	ns

## TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTE:

1. The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

## TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

					RAD IITS	
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	TEMPERATURE	MIN	МАХ	UNITS
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	+25°C	-	0.2	mA
Output Current (Sink)	IOL	VCC = 4.5V, VIN = VCC or GND, VOUT = 0.4V	+25°C	4.0	-	mA
Output Current (Source)	ЮН	VCC = 4.5V, VIN = VCC or GND, VOUT = VCC -0.4V	+25°C	-4.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V and 5.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), IOL = 50µA	+25ºC	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V and 5.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), IOH = -50μA	+25°C	VCC -0.1	-	V

#### TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

		(NOTES 1, 2)			RAD IITS	
PARAMETER	SYMBOL	CONDITIONS	TEMPERATURE	MIN	МАХ	UNITS
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	+25°C	-	±5	μA
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 0.70(VCC), VIL = 0.30(VCC), (Note 3)	+25°C	-	-	-
Data to Output	TPHL	VCC = 4.5V	+25°C	2	20	ns
	TPLH	VCC = 4.5V	+25°C	2	22	ns

NOTES:

1. All voltages referenced to device GND.

2. AC measurements assume RL =  $500\Omega$ , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = VCC.

3. For functional tests VO  $\ge$  4.0V is recognized as a logic "1", and VO  $\le$  0.5V is recognized as a logic "0".

#### TABLE 5. BURN-IN AND OPERATING LIFE TEST, DELTA PARAMETERS (+25°C)

PARAMETER	GROUP B SUBGROUP	DELTA LIMIT
ICC	5	ЗμА
IOL/IOH	5	-15% of 0 Hour

## TABLE 6. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS		METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Preburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
Interim Test I (Postburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
Interim Test II (Postburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Interim Test III (Postburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
PDA		100%/5004	1, 7, 9, Deltas	
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11	
Group A (Note 1)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B	Subgroup B-5	Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11, (Note 2)
	Subgroup B-6	Sample/5005	1, 7, 9	
Group D		Sample/5005	1, 7, 9	

NOTES:

1. Alternate group A inspection in accordance with method 5005 of MIL-STD-883 may be exercised.

2. Table 5 parameters only.

## Specifications HCS32MS

## TABLE 7. TOTAL DOSE IRRADIATION

CONFORMANCE		TE	TEST		READ AND RECORD	
GROUPS	METHOD	PRE RAD	POST RAD	PRE RAD	POST RAD	
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4 (Note 1)	

NOTE:

1. Except FN test which will be performed 100% Go/No-Go.

#### TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS

				OSCIL	LATOR
OPEN	GROUND	1/2 VCC = 3V $\pm$ 0.5V	$\text{VCC}=\text{6V}\pm\text{0.5V}$	50kHz	25kHz
STATIC BURN-IN I TEST CONNECTIONS (Note 1)					
3, 6, 8, 11	1, 2, 4, 5, 7, 9, 10, 12, 13	-	14	-	-
STATIC BURN-IN II TEST CONNECTIONS (Note 1)					
3, 6, 8, 11	7	-	1, 2, 4, 5, 9, 10, 12, 13, 14	-	-
DYNAMIC BURN-IN TEST CONNECTIONS (Note 2)					
-	7	3, 6, 8, 11	14	1, 2, 4, 5, 9, 10, 12, 13	-

NOTES:

1. Each pin except VCC and GND will have a resistor of  $10 k\Omega \pm 5\%$  for static burn-in

2. Each pin except VCC and GND will have a resistor of 1k $\Omega\pm5\%$  for dynamic burn-in

#### TABLE 9. IRRADIATION TEST CONNECTIONS

OPEN	GROUND	VCC = 5V $\pm$ 0.5V
3, 6, 8, 11	7	1, 2, 4, 5, 9, 10, 12, 13, 14

NOTE: Each pin except VCC and GND will have a resistor of  $47K\Omega \pm 5\%$  for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.


100% Interim Electrical Test 1 (T1) 100% Delta Calculation (T0-T1)		
<ul> <li>100% Delta Calculation (T0-T1)</li> <li>100% Static Burn-In 2, Condition A or B, 24 hrs. min., +125°C min., Method 1015</li> <li>100% Interim Electrical Test 2 (T2)</li> <li>100% Delta Calculation (T0-T2)</li> <li>100% PDA 1, Method 5004 (Notes 1and 2)</li> <li>100% Dynamic Burn-In, Condition D, 240 hrs., +125°C or Equivalent, Method 1015</li> <li>100% Interim Electrical Test 3 (T3)</li> <li>100% Delta Calculation (T0-T3)</li> <li>100% PDA 2, Method 5004 (Note 2)</li> <li>100% Final Electrical Test</li> </ul>		
100% Fine/Gross Leak, Method 1014 100% Radiographic, Method 2012 (Note 3) 100% External Visual, Method 2009 Sample - Group A, Method 5005 (Note 4) 100% Data Package Generation (Note 5)		

NOTES:

1. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.

- 2. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.
- 3. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
- 4. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 5. Data Package Contents:
  - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
  - Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
  - GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.
  - X-Ray report and film. Includes penetrometer measurements.
  - Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
  - Lot Serial Number Sheet (Good units serial number and lot number).
  - Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
  - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.


## HCS32MS



#### AC VOLTAGE LEVELS

PARAMETER	HCS	UNITS
VCC	4.50	V
VIH	4.50	V
VS	2.25	V
VIL	0	V
GND	0	V

## AC Load Circuit



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

## **Die Characteristics**

#### DIE DIMENSIONS:

87 x 88 mils 2.20 x 2.2mm

2.20 x 2.211111

## METALLIZATION:

Type: SiAl Metal Thickness: 11kÅ  $\pm$  1kÅ

## **GLASSIVATION:**

Type: SiO\_2 Thickness: 13kÅ  $\pm$  2.6kÅ

## WORST CASE CURRENT DENSITY: <2.0 x 10<sup>5</sup>A/cm<sup>2</sup>

## BOND PAD SIZE:

100μm x 100μm 4 x 4 mils

## Metallization Mask Layout

