DRAM MODULE

2 MEG x 32 DRAM

FAST PAGE MODE

FEATURES

 Industry standard pinout in a 72-pin single-in-line package

High-performance, CMOS silicon gate process.

Single 5V ±10% power supply

All inputs, outputs and clocks are fully TTL and CMOS compatible

- Low power, 48mW standby; 3600mW active, typical
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS and HIDDEN
- 1.024-cycle refresh distributed across 16ms
- Optional FAST PAGE MODE access cycle

OPTIONS

MARKING

 Timing 		
70ns access	*	- 7
80ns access		- 8
100ns access		-10

Packages	
Leadless 72-pin SIMM	M
Leadless 72 -pin SIMM (Gold)	G
Leaded 72-pin ZIP	Z


GENERAL DESCRIPTION

The MT16D232 is a randomly accessed solid-state memory containing 2,097,152 words organized in a x32 configuration. During READ or WRITE cycles each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. RAS is used to latch the first 10 bits and CAS the latter 10 bits. A READ or WRITE cycle is selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. EARLY-WRITE occurs when WE goes LOW prior to CAS going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle.

FAST PAGE MODE operations allow faster data operations (READ or WRITE) within a row-address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS followed by a column address strobed-in by CAS. CAS may

PIN ASSIGNMENT (Top View)

72-Pin SIMM (I-6)



72-Pin ZIP (J-5)



PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SAWROL
1	Vss	19	NC	37	NC	55	DQ12
2	DQ1	20	DQ5	38	NC	56	DQ28
3	DQ17	21	DQ21	39	Vss	57	DQ13
4	DQ2	22	DQ6	40	CASO	58	DQ29
5	DQ18	23	DQ22	41	CAS2	59	Vcc
6	DQ3	24	DQ7	42	CAS3	60	DQ30
7	DQ19	25	DQ23	43	CAST	61	DQ14
8	DQ4	26	DQ8	44	RASO	62	DQ31
9	DQ20	27	DQ24	45	RAST	63	DQ15
10	Vco	28	A7	46	NC	64	DQ32
11	NC	29	NC	47	WE	65	DQ16
12	A0	30	Vcc	48	NC	66	NC
13	A1	31	A8	49	DQ9	67	PRD1
14	A2	32	A9	50	DQ25	68	PRD2
15	A3	33	RAS3	51	DQ10	69	PRD3
16	A4	34	RAS2	52	D026	70	PRD4
17	A5	35	NC	53	DQ11	71	NC
18	A6	36	NC	54	DQ27	72	Vss

be toggled-in by holding \overline{RAS} LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.


Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY, CAS-BEFORE-RAS, or HIDDEN REFRESH) so that all 1,024 combination of RAS addresses (A0-A9) are executed at least every 16ms, regardless of sequence.

MT16D232 REV, 1/91 2-111

Micron Technology, Inc., reserves the right to change products or specifications without notice.

T-46-23-17

FUNCTIONAL BLOCK DIAGRAM





MT16D232

T-46-23-17

TRUTH TABLE

					Addresses		
Function	•	RAS	CAS	WE	¹R	ပံ	DQ1-32
Standby		Н	Х	Х	Х	Х	High Impedance
READ		L	L	Н	ROW	COL	Valid Data Out
EARLY-WRITE		L	L	L	ROW	COL	Valid Data In
FAST-PAGE-	1st Cycle	L	H→L	Н	ROW	COL	Valid Data Out
MODE READ	2nd Cycle	L	H→L	Н	n/a	COL	Valid Data Out
FAST-PAGE-	1st Cycle	L	H→L	L	ROW	COL	Valid Data In
MODE WRITE	2nd Cycle	L	H→L	L	n/a	COL	Valid Data In
RAS-ONLY RE	FRESH	L	Н	Х	ROW	n/a	High Impedance
HIDDEN	READ	L→H→L	L	Н	ROW	COL	Valid Data Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Valid Data In
CAS-BEFORE- REFRESH	RAS	H→L	L	Х	X	Х	High Impedance

DRAM MODULE

PRESENCE DETECT

SYMBOL	-7	-8	-10
PRD1	NC	vss	NC
PRD2	NC	VSS	NC
PRD3	VSS	VSS	NC
PRD4	NC	NC	NC

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	1.0V to +7.0V
Operating Temperature, TA(Ambient)	
Storage Temperature (Plastic)	
Power Dissipation	
Short Circuit Output Current	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



T-46-23-17

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS (Notes: 1, 3, 4, 6, 7) (0°C \leq T $_A$ \leq 70°C; Vcc = 5.0V \pm 10%)

PARAMETER/CONDITION		SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage		Vcc	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	ViH	2.4	Vcc+1	V	1	
Input Low (Logic 0) Voltage, All Inputs		ViL	-1.0	0.8	v	1
INPUT LEAKAGE CURRENT Any Input 0V ≤ Vin ≤ Vcc (All other pins not under test = 0V) For each package input	A0-A9, WE	ħ	-32	32	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ Vout ≤ Vcc) For each package input	DQ1-DQ32	loz	-24	24	μА	
OUTPUT LEVELS Output High Voltage (lout = -5mA)	<u> </u>	Vон	2.4		V	1
Output Low Voltage (lout = 5mA)		Vol		0.4	٧	'

		<u> </u>	MAX			
PARAMETER/CONDITION .	SYMBOL	-7	-8	-10	UNITS	NOTES
OPERATING CURRENT (RAS and CAS = Cycling: ^t RC = ^t RC (MIN))	. lcc1	816	736	656	mA	2
OPERATING CURRENT: FAST PAGE MODE (RAS = VIL, CAS = Cycling: ¹ PC = ¹ PC (MIN))	lcc2	576	496	416	mA	2
STANDBY CURRENT: TTL INPUT LEVELS Power supply standby current (RAS = CAS = ViH after 8 RAS cycles (MIN))	lcc3	32	32	32	mA	
STANDBY CURRENT: CMOS INPUT LEVELS Power supply standby current (RAS = CAS = Vcc -0.2V after 8 RAS cycles (MIN)). (All other inputs at Vcc -0.2V or Vss +0.2V)	Icc4	16	16	16	mA	
REFRESH CURRENT: RAS-ONLY (RAS = Cycling: CAS = VIH)	lcc5	816	736	656	mA	2
REFRESH CURRENT: CAS-BEFORE-RAS (RAS and CAS = Cycling)	lcce	816	736	656	mA	2

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	Cit	,	80	ρF	17
Input Capacitance: WE	Ci2		112	pF	17
Input Capacitance: CASO-CAS3, RASO-RAS3	Cl4		28	pF	17
Input/Output Capacitance: DQ1-DQ32	Сю		14	pF	17



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Notes: 3, 4, 5, 10, 11, 16, 17) (0°C \leq T $_{\rm A}$ \leq 70°C; Vcc = 5.0V \pm 10%)

A.C. CHARACTERISTICS			7		-8		10		1107-0
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	130		150		180		ns	6, 7
FAST-PAGE-MODE cycle time	^t PC	40		45	 	55	ļ	ns	6, 7
Access time from RAS	^t RAC		70		80		100	ns	7, 8
Access time from CAS	CAC		20		20		25	ns	7, 9
RAS pulse width	IRAS	70	100,000	80	100,000	100	100,000	ns	
RAS hold time	^t RSH	20		20	<u> </u>	25	ļ	ns	
RAS precharge time	^t RP	50		60	1	70		ns	
CAS pulse width	CAS	20	100,000	20	100,000	25	100,000	ns	
CAS hold time	tCSH	70		80		100	ļ	ns	
CAS precharge time	[†] CPN	10		10		15	ļ	ns_	18
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		10	<u> </u>	ns	
RAS to CAS delay time	†RCD	20	50	20	60	25	75	ns	13_
CAS to RAS setup time	¹ CRP	5	<u> </u>	5	1	20	ļ	пѕ	<u> </u>
Row address setup time	†ASR	0	<u> </u>	0	<u> </u>	0		ns	ļ
Row address hold time	^t RAH	10	<u> </u>	10	1	15	<u> </u>	ns	ļ
Column address setup time	¹ ASC	0		0		0	<u> </u>	ns	ļ
Column address hold time	[†] CAH	15		15	<u> </u>	20	<u> </u>	ns	
Column address hold time referenced to RAS	tAR	55		60		70		ns	
Read command setup time	tRCS	0		0		0		ns	ļ
Read command hold time referenced to CAS	^t RCH	0		0		0		ns	14
Read command hold time referenced to RAS	[†] RRH	0		0		0		ns	
Output buffer turn-off delay	'OFF	0	20	0	20	0	20	ns	12
WE command setup time	WCS	0		0		0		ns	
Write command hold time	WCH	15		15		20		ns	
Write command hold time referenced to RAS	^t WCR	55		60		75		ns	
Write command pulse width	tWP	15		15		20		ns	
Write command to RAS lead time	†RWL	15		20		25		ns	<u> </u>
Write command to CAS lead time	CWL	15		20		25		ns	
Data-in setup time	¹DS	0		0		0		ns	15
Data-in hold time	¹DH	15		15		20		ns	15
Data-in hold time referenced to RAS	[†] DHR	55		60		75		ns	
Transition time (rise or fall)	प	3	50	3	50	3	50	ns	16
Refresh period (256 cycles)	TREF	 	16	 	16	<u> </u>	16	ms	20
CAS hold time (CAS-BEFORE-RAS REFRESH)	CHR	15	1	15	1	15		пѕ	19
CAS set-up time (CAS-BEFORE-RAS REFRESH)	tCSR	10		10		10	1	ns	19
RAS to CAS precharge time	TRPC	0	+	0		0		ns	19

DRAM MODULE

DataSheet.in



NOTES

- 1. All voltages referenced to Vss.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- An initial pause of 100µs is required after power-up followed by eight RAS REFRESH cycles (RAS-ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
- 4. AC characteristics assume ^tT = 5ns.
- 5. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}C \le T_A \le 70^{\circ}C$) is assured.
- 7. Measured with a load equivalent to two TTL gates and 100pF.
- Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, 'RAC will increase by the amount that 'RCD exceeds the value shown.
- 9. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).

vnloaded from Elcodis.com electronic components distributor

- 10. If CAS = VIH, data output is high impedance.
- 11. If CAS = VIL, data output may contain data from the last valid READ cycle.
- 12. tOFF (MAX) defines the time at which the output

- achieves the open circuit condition and is not referenced to Voh or Vol.
- 13. Operation within the ^tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
- 14. tRCH is referenced to the first rising edge of RAS or CAS.
- 15. These parameters are referenced to CAS leading edge in EARLY-WRITE cycles.
- 16. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 17. This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with dv = 3V and Vcc = 5V.
- 18. If CAS is LOW at the falling edge of RAS, data-out (Q) will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for ^tCP. Note 8 applies to determine valid data out.
- 19. On-chip refresh and address counters are enabled.
- 20. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.
- 21. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to OE being grounded on U1-U16.




MICEON

MT16D232


T-46-23-17

10

READ CYCLE



EARLY-WRITE CYCLE



DON'T CARE

W UNDEFINED




MICHON


MT16D232

T-46-23-17

FAST-PAGE-MODE READ CYCLE



FAST-PAGE-MODE EARLY-WRITE CYCLE




DON'T CARE
UNDEFINED

MEDEN


MT60282

T-46-23-17


\overline{RAS} -ONLY REFRESH CYCLE (ADDR = A_0 - A_9 ; \overline{WE} = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE $(A_0 - A_9, \overline{WE} = DONT CARE)$



HIDDEN REFRESH CYCLE



2-119

DRAM MODULE