
INTEGRATED CIRCUITS



Preliminary specification Supersedes data of 1996 Nov 22 File under Integrated Circuits, IC02 1997 Mar 03



Semiconductors

Philips

SAA4963

FEATURES

- One chip NTSC comb filter
- Time discrete but continuous amplitude signal processing with analog interfaces
- Internal delay lines, filters, clock processing and signal switches
- Alignment-free
- Few external components.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CCA}	analog supply voltage	4.75	5	5.5	V
V _{DDD}	digital supply voltage	4.75	5	5.5	V
V _{cco}	analog supply voltage output buffer	4.75	5	5.5	V
V _{CCPLL}	analog supply voltage PLL	4.75	5	5.5	V
I _{CCO}	analog supply current output buffer	-	35	45	mA
I _{DDD}	digital supply current	-	3	6	mA
I _{CCA}	analog supply current	-	10	17	mA
I _{CCPLL}	analog supply current PLL	-	1.5	2.5	mA
V _{13(p-p)}	CVBS input signal (peak-to-peak value)	0.7	1	1.4	V
V _{14(p-p)}	luminance input signal (peak-to-peak value)	0.7	1	1.4	V
V _{7(p-p)}	chrominance input signal (peak-to-peak value)	-	0.7	1	V
V _{1(p-p)}	subcarrier input signal (peak-to-peak value)	100	200	400	mV
V _{11(p-p)}	luminance output signal (peak-to-peak value)	0.6	1	1.54	V
V _{9(p-p)}	chrominance output signal (peak-to-peak value)	-	0.7	1.1	V

ORDERING INFORMATION

TYPE		PACKAGE			
NUMBER	NAME	DESCRIPTION	VERSION		
SAA4963	DIP20	plastic dual in-line package; 20 leads (300 mil)	SOT146-1		
SAA4963T	A4963T SO20 plastic small outline package; 20 leads; body width 7.5 mm		SOT163-1		

Downloaded from Elcodis.com electronic components distributor

1997 Mar 03


The SAA4963 is an alignment-free one chip comb filter

GENERAL DESCRIPTION

compatible with NTSC M systems.

SAA4963


BLOCK DIAGRAM



SAA4963

PINNING

SYMBOL	PIN	DESCRIPTION	
FSC	1	subcarrier frequency input	
SVHS	2	SVHS mode forcing	
i.c.	3	internally connected	
V _{CCA}	4	analog supply voltage	
AGND	5	analog ground	
V _{CCO}	6	analog supply voltage output buffer	
C _{ext}	7	external chrominance input	
OGND	8	analog ground output buffer	
Co	9	chrominance output signal	
REFDL	10	decoupling capacitor for delay lines	
Yo	11	luminance output signal	
CSY	12	storage capacitor	
CVBS	13	CVBS input signal	
Y _{ext}	14	external luminance input	
V _{DDD}	15	digital supply voltage	
DGND	16	digital ground	
PLLGND	17	analog ground PLL	
V _{CCPLL}	18	analog supply voltage PLL	
i.c.	19	internally connected	
REFBP	20	decoupling capacitor for band-pass filter reference	



SAA4963

FUNCTIONAL DESCRIPTION

Functional requirements

The NTSC comb filter processes the video standard NTSC M. For SVHS signals the input signals are bypassed to the output without processing by selecting the SVHS mode.

A sync separation circuit is incorporated to generate control signals for the internal clock processing. With a sync compression of up to 12 dB (see Fig.5) the sync separator works properly.

The IC is controlled via the pin SVHS (pin 2) which forces the IC into the SVHS mode (bypass) if the comb filter function is not desired. It is possible to select the following modes:

COMB-mode: Luminance and chrominance comb filter function active, if SVHS mode not active

SVHS-mode: No IC function active, all clocks inactive, C_{ext} (pin 7) is bypassed to C_O (pin 9) and Y_{ext} (pin 14) is bypassed to Y_O (pin 11). This mode is forced via SVHS (pin 2).

The mode changes from SVHS to COMB and vice versa are always performed asynchronously with respect to the vertical blanking interval.

Pin description

FSC (PIN 1)

Input for the reference frequency f_{sc} (see note 3 of Chapter "Characteristics"). For SVHS signals the signal performance can be increased by switching the input signal at FSC off.

SVHS (PIN 2)

Input signal that controls the operation mode. An internal low-pass filter suppresses the subcarrier frequencies. Thus applications are supported where the operation mode (COMB or SVHS) is controlled by the DC level of the FSC input signal at pin 1. For those applications the SVHS input can be externally connected to FSC (pin 1).

Table 1 SVHS function

SVHS	SELECTED MODE		
LOW	СОМВ		
HIGH	SVHS (PLL and clock processing stopped)		

The PLL and the clock processing are always stopped if the selected level for SVHS is applied to SVHS (independent of the vertical pulse).

 V_{CCA} , V_{CCO} , V_{DDD} and V_{CCPLL} (pins 4, 6, 15 and 18)

Supply voltages.

AGND, OGND, DGND AND PLLGND (PINS 5, 8, 16 AND 17)

Ground connection. AGND is used as signal reference for all analog input and output signals.

C_{ext} (PIN 7)

Input for an external chrominance signal which is correlated with the external VBS signal in SVHS-mode.

C_O (PIN 9)

Chrominance output signal. This output delivers the comb filtered chrominance from the CVBS signal in COMB-mode or the external chrominance signal from the input C_{ext} if the IC is forced into the SVHS-mode. In COMB-mode the output is delayed by an additional processing delay.

Table 2C_O output signal

MOD	ЭE	C _O OUTPUT SIGNAL		
COM	MB comb filtered chrominance signal			
SVH	S	external chrominance signal from Cext input		

REFDL (PIN 10)

Decoupling capacitor for the delay line reference voltage.

Y_O (PIN 11)

VBS output signal. This output delivers the comb filtered luminance signal (including synchronization pulses) in COMB-mode or the external (C)VBS signal from the input Y_{ext} if the IC is forced into SVHS-mode. In COMB-mode the output is delayed by an additional processing delay.

Table 3	Y _O output signal
---------	------------------------------

MODE	Y _O OUTPUT SIGNAL
COMB	comb filtered luminance signal
SVHS	external (C)VBS signal from Y _{ext} input

SAA4963

Integrated NTSC comb filter

CSY (PIN 12)

Sync top capacitor for the sync separator.

CVBS (PIN 13)

Input for the CVBS signal in COMB-mode.

Y_{EXT} (PIN 14)

Input for an external luminance signal in SVHS-mode.

REFBP (PIN 20)

Decoupling capacitor for the band-pass filter reference voltage.

Internal functional description

SWITCHED CAPACITOR DELAY LINE

Delays the CVBS input signal by 1 line. Input signals for the delay lines are the CVBS signal, the clock CL3 (3 \times fsc) and the control signal HSEL.

Output signals are the non-delayed and the 1-line delayed CVBS signal.

SWITCHED CAPACITOR BAND-PASS FILTERS (BPFS)

The comb filter input BPFs attenuate the low frequencies to guarantee a correct signal processing within the comb filter.

The comb filter output BPF reduces the alias components that are the result of the signal processing within the comb filter.

CHROMINANCE COMB FILTER

Separates the chrominance from the band-pass filtered CVBS signal.

DELAY COMPENSATION

Compensates the internal processing time of the band-pass filters and the chrominance comb filter section.

LUMINANCE COMB FILTER

The comb filtered luminance output signal is obtained by adding the delayed CVBS signal and the inverted comb filtered chrominance signal.

LOW-PASS FILTER INPUT (LPFI)

Analog input low-pass filter to reduce the outband frequencies of EMC. The input low-pass filter is included in the signal path.

LOW-PASS FILTER OUTPUTS (LPFO1 AND LPFO2)

Two different types of output low-pass filters LPFO1 and LPFO2 are necessary to get equal signal delays within the luminance path and the chrominance path (important for good transient behaviour). The low-pass output filter type LPFO1 is used for the luminance output while LPFO2 is used for the chrominance output. The filters are analog 3rd order elliptic low-pass filters that convert the output signals from the time discrete to the time continuous domain (reconstruction filter).

LPF CONTROL

Automatic tuning of the low-pass filters is achieved by adjusting the filter delays. The control information for all filters (CONT1 and CONT2) is derived from a built-in reference filter (LPFO1-type) that is part of a control loop. The control loop tunes the reference filter delay and thus all other filter delays to a time reference derived from the system clock CL3.

CONTROL AND CLOCK PROCESSING (CLOCK CONTROL)

The control and clock processing block consists of the sub-blocks PLL, clock processing and mode control. Only if the input level at SVHS (pin 2) selects the COMB mode the PLL and the clock processing are released for operation.

Main tasks of the control and clock processing are:

- Clock generation of system clock CL3
- Delay line start control
- Mode control.

The signal processing is based on a $3 \times f_{sc}$ system clock (CL3), that is generated by the clock processing from the f_{sc} -signal at FSC (pin 1) via a PLL. A clock phase correction of 180° is necessary every line because the subcarrier frequency divided by the line frequency results not in an integer value. Additionally the clock processing is synchronized fieldwise by the H-signal (correction of line frequency instabilities).

SAA4963

The PLL provides a master clock MCK of $6 \times f_{sc}$, which is locked to the subcarrier frequency at FSC (pin 1). The system clock CL3 ($3 \times f_{sc}$) is obtained from MCK by a divide-by-two circuit. The 180° phase shift is generated by

stopping the divide-by-two circuit for one MCK clock cycle. The generated clock is a pseudo-line-locked clock that is

referenced to f_{sc} . The sync separator generates the necessary signals H_{DET} and V_{DET} indicating the line (H) and the field (V) sync periods.

The input signals of the control and clock processing (CLOCK CONTROL) are:

H_{DET}: analog horizontal pulse from sync separator

V_{DET}: analog vertical pulse from sync separator

FSC: subcarrier frequency

SVHS: SVHS control signal.

The output signals are:

CL3: system clock ($3 \times f_{sc}$)

HSEL: line start signal for the delay line

STOPS: forces the IC via the switches S2A and S2B into the SVHS-mode or into COMB-mode (always asynchronous).

HORIZONTAL AND VERTICAL SYNC SEPARATOR

A built-in sync separator circuit generates the H_{DET} and V_{DET} signals from the CVBS input signal. This circuit is still working properly with a 12 dB attenuated sync in a normal 700 mV black-to-white video input signal (see Fig.5).

CLAMP

The black level clamping of the video input signals (CVBS and Y_{ext}) is performed by the sync separator stage. The clamping level is nearly adequate to the voltage at REFDL (pin 10). The clamp consists of a pre clamp and a main clamp. Always the signal which is switched to the output is clamped via the main clamp while the other signal is pre clamped. This reduces the distortion during switching from COMB-mode to SVHS-mode and vice versa.
 Table 4
 Function of pre clamp and main clamp

INPUT COMB-MODE		SVHS-MODE		
CVBS	main clamp	pre clamp		
Y _{ext}	t pre clamp main clamp			

SIGNAL SWITCHES S2A AND S2B

Two switches are included to bypass the comb filter signal processing. The input video signal C_{ext} for the switch S2B is internally biased.

For the Y_O output two signals can be selected via S2A.

Table 5 Y_O output signal

SVHS	Y _O OUTPUT SIGNAL	MODE
LOW	YCOMB (combed luminance)	COMB
HIGH	input Y _{ext}	SVHS

For the C_O output two signals can be selected via S2B.

Table 6C_O output signal

SVHS	C _O OUTPUT SIGNAL	MODE
LOW	CCOMB (combed chrominance)	COMB
HIGH	input C _{ext}	SVHS

SAA4963

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		-	6.5	V
V	input voltage protection threshold (except pin 1)		-0.3	V _{CC} + 0.3	V
I _{CCA}	analog supply current		-	17	mA
I _{CCO}	analog supply current output buffer		-	45	mA
I _{DDD}	digital supply current		-	6	mA
I _{CCPLL}	analog supply current PLL		-	2.5	mA
I _O	output current at pins 11 and 9		-	±15	mA
P _{tot}	total power dissipation		-	400	mW
T _{stg}	storage temperature		-25	+150	°C
T _{amb}	operating ambient temperature		0	70	°C
V _{es}	electrostatic handling (all pins)	note 1	-	±300	V
		note 2	-	±2000	V

Notes

- 1. Machine model: equivalent to discharging a 200 pF capacitor through a 0 Ω series resistor (0 Ω means: 2.5 μ H + 25 Ω); ESD classification B in accordance with *"UZW-B0/FQ-0601"*.
- 2. Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor; ESD classification B in accordance with *"UZW-B0/FQ-0601"*.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air		
	SOT146-1	65	K/W
	SOT163-1	80	K/W

SAA4963

CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply volt	age				1	.I
V _{CCA}	analog supply voltage (pin 4)	note 1	4.75	5	5.5	V
V _{CCO}	analog supply voltage output buffer (pin 6)	note 1	4.75	5	5.5	V
V _{DDD}	digital supply voltage (pin 15)	note 1	4.75	5	5.5	V
V _{CCPLL}	analog supply voltage PLL (pin 18)	note 1	4.75	5	5.5	V
FSC (pin 1)						
V _{1(p-p)}	input AC voltage (peak-to-peak value)	note 2	100	200	400	mV
V ₁	input DC level		0	-	5.3	V
C ₁	input capacitance		-	-	10	pF
l _{leak}	input leakage current		-	-	10	μA
Z ₁	source impedance		-	-	800	Ω
SVHS (pin 2	2)					
V _{IH}	HIGH level input voltage		2.4	-	V _{CC}	V
V _{IL}	LOW level input voltage		0	0.85	1.5	V
l _{leak}	input leakage current		-	-	10	μA
C ₂	input capacitance		_	-	10	pF
V _{CCA} (pin 4))					
I _{CCA}	analog supply current		-	10	17	mA
V _{CCO} (pin 6))					
Icco	supply current		_	35	45	mA
C _{ext} (pin 7)		1	- 1	1	1	.I
V ₇	input voltage (AC coupled)		-	0	3	dB
R ₇	input resistance	1.25 V	100	250	400	kΩ
C ₇	input capacitance		-	-	10	pF
Z ₇	source impedance		-	-	1	kΩ
C _O (pin 9)						
V ₉ /V ₇	SVHS-mode: C _O /C _{ext}	f _{sc} ±0.3f _{sc} ; note 3	-1	0	+1	dB
COMB-mod	e: transfer function C-path see Fig.6					
V ₉	DC offset voltage related to input		-400	0	+400	mV
$ \Delta V_9 $	DC jump when forcing into SVHS-mode		-	200	500	mV
R ₉	output resistance		-	10	100	Ω
RL	load resistance (to ground)		1.0	-	-	kΩ
CL	load capacitance (to ground)		-	-	25	pF

SAA4963

SYMBOL	PARAMETER CONDITIONS		MIN.	TYP.	MAX.	UNIT
V ₉	suppression (comb depth) related to the	see Fig.3 and note 4				
	nearest 'nominal' chrominance frequency	$227 \times f_H$	26	30	_	dB
		$(227 - 35) \times f_{H}$	18	22	_	dB
		(227 + 28) × f _H	18	22	_	dB
S/N	signal-to-noise ratio (0.7 V/V _{eff} noise)	unweighted; $f_{sc} \pm 0.3 f_{sc}$; note 3	52	-	-	dB
FPN(p-p)	fixed pattern noise peak-to-peak	3f _{sc}	30	-	-	dB
/	referenced to 0.7 V (p-p) video	³ / ₂ f _{sc}	36	-	-	dB
		f _{sc}	50	-	-	dB
		³ / ₄ f _{sc}	30	-	-	dB
α _{cr}	crosstalk between different inputs	0 to 5 MHz	-	-60	-40	dB
V ₉	FSC residue in SVHS mode related to 700 mV (p-p)		-	-	-60	dB
G _d	differential gain		0.95	-	-	
REFDL (pin	10)			1	1	
V ₁₀	DC voltage		1.1	1.25	1.4	V
Y _O (pin 11)	1			1		
V ₁₁ /V ₁₄	SVHS-mode: Y _O /Y _{ext}	0 to 5 MHz	-1	0	+1	dB
COMB-mod	e: transfer function Y-path see Fig.7					
V ₁₁	DC offset voltage related to input		-400	0	+400	mV
ΔV ₁₁	DC jump when forcing into SVHS mode		-	200	500	mV
R ₁₁	output resistance		-	10	100	Ω
RL	load resistance (to ground)		1.0	-	-	kΩ
CL	load capacitance (to ground)		-	-	25	pF
V ₁₁	suppression (comb depth) related to the nearest 'nominal' luminance frequency	see Fig.4 and note 4 $227.5 \times f_H$	26	30	_	dB
		$(227.5 - 35) \times f_H$	19	21	_	dB
		$(227.5 + 28) \times f_{H}$	10	12	_	dB
S/N	signal-to-noise ratio (0.7 V/V _{eff} noise)	unweighted; 200 kHz to 5 MHz	52	-	-	dB
FPN(p-p)	fixed pattern noise peak-to-peak	3f _{sc}	30	_	_	dB
	referenced to 0.7 V (p-p) video	³ / ₂ f _{sc}	30	_	-	dB
		f _{sc}	30	_	-	dB
		³ / ₄ f _{sc}	40	_	-	dB
α_{cr}	crosstalk between different inputs	0 to 5 MHz	_	-60	-40	dB
V ₁₁	FSC residue in SVHS mode related to 700 mV (p-p)		-	-	-60	dB
G _d	differential gain		0.95	-	-	
CSY (pin 12	2)					
V ₁₂	DC voltage		0	2.0	V _{CC}	V
	1	•		-		

SAA4963

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
CVBS (pin ²	13)		I	1		
V ₁₃	input voltage (AC coupled)	12 dB sync compression possible; see Fig.5	-3	0	+3	dB
I ₁₃	input current	during sync pulse; main clamp active	-30	-16	-	μA
		during active video; main clamp active	-	2.2	4.5	μA
V ₁₃	DC voltage during black level		1.1	1.25	1.4	V
Z ₁₃	source impedance		-	-	1	kΩ
Y _{ext} (pin 14)						
V ₁₄	input voltage (AC coupled)	12 dB sync compression possible; see Fig.5	-3	0	+3	dB
I ₁₄	input current	during sync pulse; pre clamp active	-30	-20	-	μA
		during active video; pre clamp active	-	2.2	4.5	μA
V ₁₄	DC voltage during black level		1.1	1.25	1.4	V
Z ₁₄	source impedance		-	-	1	kΩ
V _{DDD} (pin 1	5)					
I _{DDD}	supply current		-	3	6	mA
V _{CCPLL} (pin	18)					
I ₁₈	supply current		-	1.5	2.5	mA
REFBP (pin	20)					
V ₂₀	DC voltage		1.1	1.25	1.4	V

Notes


1. $\Delta V = V_{CCA} - V_{DDD} \le 300 \text{ mV}$	$\Delta V = \left V_{CCA} - V_{CCPLL} \right \le 300 \text{ mV}$
$\Delta V = \left V_{CCA} - V_{CCO} \right \le 300 \text{ mV}$	$\Delta V = \left V_{CCO} - V_{CCPLL} \right \le 300 \text{ mV}$
$\Delta V = V_{CCO} - V_{DDD} \le 300 \text{ mV}$	$\Delta V = V_{DDD} - V_{CCPLL} \le 300 \text{ mV}$


2. Input AC voltage and detection level are valid for sine wave signals and for square wave signals with a duty factor of 0.4 to 0.6.

3. Subcarrier frequency $f_{sc} = 3.579545$ MHz.


4. Line frequency $f_H = 15.734264$ kHz.


SAA4963






SAA4963







SAA4963



TEST AND APPLICATION INFORMATION




SAA4963



PACKAGE OUTLINES

DIP20: plastic dual in-line package; 20 leads (300 mil)



Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES		REFERENCES		EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1350E DATE	
SOT146-1			SC603			92-11-17 95-05-24	

1997 Mar 03

SAA4963

SOT146-1

SAA4963

Integrated NTSC comb filter

SO20: plastic small outline package; 20 leads; body width 7.5 mm SOT163-1 D A X - [] у HE = v 🕅 A Q A₂ A_{.1} pin 1 index - D - 1 П 10 detail X ► e + (+ w (M) bp 10 mm 0 5 scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) Α E⁽¹⁾ D⁽¹⁾ z⁽¹⁾ UNIT L Q θ A_1 A_2 A₃ bp С е H_{E} Lp v w у max 0.30 2.45 0.49 0.32 13.0 7.6 10.65 0.9 1.1 1.1 mm 2.65 0.25 1.27 1.4 0.25 0.25 0.1 10.00 1.0 0.4 8° 0.10 2.25 0.36 0.23 12.6 7.4 0.4 0° 0.012 0.096 0.019 0.013 0.51 0.30 0.42 0.043 0.043 0.035 inches 0.10 0.055 0.004 0.01 0.050 0.01 0.01 0.004 0.089 0.014 0.009 0.49 0.29 0.39 0.016 0.039 0.016 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. REFERENCES OUTLINE EUROPEAN ISSUE DATE VERSION PROJECTION IEC JEDEC EIAJ 92-11-17 SOT163-1 \bigcirc 075E04 MS-013AC 95-01-24

SAA4963

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg\,max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SO

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at $45 \,^{\circ}$ C.

WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

SAA4963

DEFINITIONS

Data sheet status					
Dbjective specification This data sheet contains target or goal specifications for product development.					
Preliminary specification	Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.				
Product specification This data sheet contains final product specifications.					
Limiting values					
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.					
Application information					
Where application information is given, it is advisory and does not form part of the specification.					

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Tel. +31 40 27 82785, Fax. +31 40 27 88399 Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Tel. +64 9 849 4160, Fax. +64 9 849 7811 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101, Fax. +43 1 60 101 1210 Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773 Philippines: Philips Semiconductors Philippines Inc. 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Belgium: see The Netherlands Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Brazil: see South America Poland: UI. Lukiska 10, PL 04-123 WARSZAWA Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +48 22 612 2831, Fax. +48 22 612 2327 Portugal: see Spain Tel. +359 2 689 211. Fax. +359 2 689 102 Romania: see Italy Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +1 800 234 7381 Tel. +7 095 755 6918, Fax. +7 095 755 6919 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Tel. +65 350 2538, Fax. +65 251 6500 Colombia: see South America Slovakia: see Austria Czech Republic: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +45 32 88 2636, Fax. +45 31 57 1949 Tel. +27 11 470 5911, Fax. +27 11 470 5494 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580/xxx South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo, SÃO PAULO - SP, Brazil, France: 4 Rue du Port-aux-Vins BP317 92156 SURESNES Cedex Tel. +55 11 821 2333, Fax. +55 11 829 1849 Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427 Spain: Balmes 22 08007 BARCELONA Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +34 3 301 6312. Fax. +34 3 301 4107 Tel. +49 40 23 53 60, Fax. +49 40 23 536 300 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +46 8 632 2000, Fax. +46 8 632 2745 Tel. +30 1 4894 339/239, Fax. +30 1 4814 240 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Hungary: see Austria Tel. +41 1 488 2686, Fax. +41 1 481 7730 India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, Worli, MUMBAI 400 018, Tel. +91 22 4938 541, Fax. +91 22 4938 722 TAIPEI. Taiwan Tel. +886 2 2134 2870. Fax. +886 2 2134 2874 Indonesia: see Singapore Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. Ireland: Newstead, Clonskeagh, DUBLIN 14, 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Tel. +66 2 745 4090, Fax. +66 2 398 0793 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, TEL AVIV 61180, Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Tel. +90 212 279 2770, Fax. +90 212 282 6707 Italy: PHILIPS SEMICONDUCTORS. Piazza IV Novembre 3. Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Haves, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Tel. +1 800 234 7381 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Uruguay: see South America Tel. +60 3 750 5214, Fax. +60 3 757 4880 Vietnam: see Singapore Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +9-5 800 234 7381 Tel. +381 11 625 344, Fax.+381 11 635 777 Middle East: see Italy

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

© Philips Electronics N.V. 1997

SCA53

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

547047/1200/02/pp20

Date of release: 1997 Mar 03

Document order number: 9397 750 01765

Let's make things better.

Internet: http://www.semiconductors.philips.com





Semiconductors

Philips