

\$1210B\$ -\$1210M\$ SCR'S 12 A 200-600 V 10-25 mA

The S1210 series silicon controlled rectifiers are high performance glass passivated PNPN devices. These parts are intended for hybrid applications.

| Absolute Maxim | um Ratings | T _A = 25°C ur | less othe | rwise no | oted | |
|----------------------------|------------|---|-----------|----------|------|--|
| Parameter | Part Nr. | Symbol | Min. | Max. | Unit | Test Conditions |
| Repetitive Peak | S1210BS | [Vanes] | 200 | | V | [Ti=−40°C to 125°C] |
| Off State Voltage | S1210DS | VDRM | 400 | | V | 1 - |
| | S1210MS | _V _{RRM} _ | 600 | | ٧ | $\lfloor R_{GK} = 1 K\Omega \rfloor$ |
| On-State Current | | I _{T(RMS)} | 12 | | Α | All Conduction Angles T _C = 85 °C |
| Average On-State Current | | I _{T(AV)} | 7.6 | | Α | Half Cycle, Θ = 180°, T _C = 85°C |
| Nonrept. On-State Current | | ITSM | 132 | · | Α | Half Cycle, 60 Hz |
| Nonrept. On-State Current | | ITSM | 120 | | Α | Half Cycle, 50 Hz |
| Fusing Current | | l²t | 72 | | A2s | t=10 ms, Half Cycle |
| Peak Gate Current | | IGM | 4 | | Α | 10µs max. |
| Peak Gate Dissipation | | P _{GM} | 10 | | W | 10µs max. |
| Gate Dissipation | | P _{G(AV)} | 1 | | W | 20 ms max. |
| Operating Temperature | | Tj | -40 | 125 | °C | |
| Storage Temperature | | T _{stg} | -40 | 150 | °C | |
| Case Temperature | | T _C | | | °C | Temperature measured on the substrate immediately adjacent to the Chip |
| | | | | | | |
| Electrical Characteristics | | T _A = 25 °C unless otherwise noted | | | | The second of the second |
| Parameter | | Symbol | Min. | Max. | Unit | Test Conditions |
| Off-State Leakage Current | | IDBM/IBBM | | 1.5 | mA | $@V_{DRM} + V_{RRM}, R_{GK} = 1 K\Omega, Tj = 125 °C$ |

| and the second s | | | | | |
|--|--------------------|------|------|------|--|
| Parameter | Symbol | Min. | Max. | Unit | Test Conditions |
| Off-State Leakage Current | IDRM/IRRM | | 1.5 | mA | $@V_{DRM} + V_{RRM}, R_{GK} = 1 K\Omega, Tj = 125 °C$ |
| Off-State Leakage Current | IDRM/IRRM | • | 5.0 | μA | $@V_{DRM} + V_{RRM}, R_{GK} = 1 K\Omega, Tj = 25 °C$ |
| On-State Voltage | V _T | | 1.80 | ٧ | at I _T = 24 A, Tj = 25 °C |
| On-State Threshold Voltage | V _{T(TO)} | | 1.0 | ٧ | Tj=125°C |
| On-State Slope Resistance | Π - | | 36 | mΩ | Tj=125°C |
| Gate Trigger Current | IGT | 10 | 25 | mÁ | $V_D = 7 \text{ V}$ |
| Gate Trigger Voltage | V _{GT} | | 2.0 | V | $V_D = 7 V$ |
| Holding Current | l _H | | 38 | mA | R _{GK} =1KΩ |
| Latching Current | IL | - | 75 | mA | $R_{GK} = 1 K\Omega$ |
| Critical Rate of Voltage Rise | dv/dt | 200 | | V/µs | $V_D = .67 \times V_{DRM} R_{GK} = 1 K\Omega Tj = 125 °C$ |
| Critical Rate of Current Rise | di/dt | 100 | | A/µs | I _G = 125 mA di _G /dt = 1.25 A/μs Tj = 125 °C |
| Gate Controlled Delay Time | t _{gd} | | 500 | ns | $l_G = 125 \text{ mA di}_G/dt = 1.25 \text{ A}/\mu\text{s}$ |
| Commutated Turn-Off Time | tq | | 50 | μs | $T_C = 85$ °C $V_D = .67$ x V_{DRM} $V_R = 35$ V $I_T = I_T (AV)$ |
| Thermal Resistance junc. to case | R⊝jc | | 1.2 | K/W | 50 micron solder on backside of Chip |
| | | | | | |

Parts are 100% tested in Chip form with visual inspection after assembly.

Per MIL-STD-105-D, parts will pass AQL 4.0 income inspection.



Typical Characteristics \$12 - Chips









