COM'L: H-5/7/10/15/25, Q-10/15/25 MI IND: H-10/15/25, Q-20/25

MIL: H-15/20/25

Advanced

Micro

Devices

PALCE16V8 Family

EE CMOS 20-Pin Universal Programmable Array Logic

DISTINCTIVE CHARACTERISTICS

- Pin, function and fuse-map compatible with all 20-pin GAL devices
- Electrically erasable CMOS technology provides reconfigurable logic and full testability
- High-speed CMOS technology
 - 5 ns propagation delay for "-5" version
 - 7.5 ns propagation delay for "-7" version
- Direct plug-in replacement for the PAL16R8 series and most of the PAL10H8 series
- Outputs programmable as registered or combinatorial in any combination

- Programmable output polarity
- Programmable enable/disable control
- Preloadable output registers for testability
- Automatic register reset on power up
- Cost-effective 20-pin plastic DIP, PLCC, and SOIC packages
- Extensive third-party software and programmer support through FusionPLD partners
- Fully tested for 100% programming and functional yields and high reliability
- 5 ns version utilizes a split leadframe for improved performance

GENERAL DESCRIPTION

The PALCE16V8 is an advanced PAL device built with low-power, high-speed, electrically-erasable CMOS technology. It is functionally compatible with all 20-pin GAL devices. The macrocells provide a universal device architecture. The PALCE16V8 will directly replace the PAL16R8 and PAL10H8 series devices, with the exception of the PAL16C1.


The PALCE16V8 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to implement complex logic functions easily and efficiently. Multiple levels of combinatorial logic can always be reduced to sum-of-products form, taking advantage of the very wide input gates available in PAL devices. The equations are programmed into the device through floatinggate cells in the AND logic array that can be erased electrically.

The fixed OR array allows up to eight data product terms per output for logic functions. The sum of these products


feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial with an activehigh or active-low output. The output configuration is determined by two global bits and one local bit controlling four multiplexers in each macrocell.

AMD's FusionPLD program allows PALCE16V8 designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that thirdparty tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar. Please refer to the PLD Software Reference Guide for certified development systems and the Programmer Reference Guide for approved programmers.

> Publication# 16493 Rev. C Amendment/0 Issue Date: October 1994







ORDERING INFORMATION Commercial and Industrial Products AMD programmable logic products for commercial and industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of: CE 16 V 8 H -5 P C /5 PAL **OPTIONAL PROCESSING** Blank - Standard Processing FAMILY TYPE PAL = Programmable Array Logic TECHNOLOGY CE = CMOS Electrically Erasable PROGRAMMING DESIGNATOR Blank = Initial Algorithm /4 = First Revision /5 = Second Revision NUMBER OF . **ARRAY INPUTS** (Same Algorithm as /4) OUTPUT TYPE V = Versatile NUMBER OF FLIP-FLOPS **OPERATING CONDITIONS** POWER C = Commercial (0°C to +75°C) H = Half Power (90 - 125 mA lcc) 1 = Industrial (-40°C to +85°C)



SPEED -

- -5 = 5 ns tpp
- -7 = 7.5 ns tPD -10 = 10 ns tPD
- -10 = 10 ns tPD-15 = 15 ns tPD
- -15 = 15 ms tr
- -20 = 20 ns tPD -25 = 25 ns tPD

Valie	d Combinations	
PALCE16V8H-5	JC	/5
PALCE16V8H-7	PC, JC	/5
PALCE16V8H-10	PC, JC, SC, PI, JI	/4
PALCE16V8Q-10	PC, JC, SC	/5
PALCE16V8H-15	PC, JC, SC, PI, JI	
PALCE16V8Q-15	PC, JC	
PALCE16V8Q-20	PI, JI	Blank,
PALCE16V8H-25	PC, JC, SC, PI, JI	/4
PALCE16V8Q-25	PC, JC, PI, JI	

Valid Combinations

P = 20-Pin Plastic DIP (PD 020) J = 20-Pin Plastic Leaded Chip

Carrier (PL 020) S = 20-Pin Plastic Gull-Wing Small Outline Package (SO 020)

PACKAGE TYPE

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.


2-50

PALCE16V8H-5/7/10/15/25, Q-10/15/25 (Com'l) H-10/15/25, Q-20/25 (Ind)

ORDERING INFORMATION

APL Products (Military)

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



-25 = 25 ns tPD

Valid Combinations				
PALCE16V8H-15	E4			
PALCE16V8H-20	Blank.	/BRA /B2A		
PALCE16V8H-25	E4	/DZA		

Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

Military Burn-In

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

PALCE16V8H-15/20/25 (Mil)

T AMD

FUNCTIONAL DESCRIPTION

The PALCE16V8 is a universal PAL device. It has eight independently configurable macrocells (MCo-MC7). Each macrocell can be configured as registered output, combinatorial output, combinatorial i/O or dedicated input. The programming matrix implements a programmable AND logic array, which drives a fixed OR logic array. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Pins 1 and 11 serve either as array inputs or as clock (CLK) and output enable (OE), respectively, for all flip-flops.


Unused input pins should be tied directly to Vcc or GND. Product terms with all bits unprogrammed (disconnected) assume the logical HIGH state and product terms with both true and complement of any input signal connected assume a logical LOW state.

The programmable functions on the PALCE16V8 are automatically configured from the user's design

specification, which can be in a number of formats. The design specification is processed by development software to verify the design and create a programming file. This file, once downloaded to a programmer, configures the device according to the user's desired function.

The user is given two design options with the PALCE16V8. First, it can be programmed as a standard PAL device from the PAL16R8 and PAL10H8 series. The PAL programmer manufacturer will supply device codes for the standard PAL device architectures to be used with the PALCE16V8. The programmer will program the PALCE16V8 in the corresponding architecture. This allows the user to use existing standard PAL device JEDEC files without making any changes to them. Alternatively, the device can be programmed as a PALCE16V8. Here the user must use the PALCE16V8 device code. This option allows full utilization of the macrocell.

16493C-4



*In macrocells MCo and MC7, SG1 is replaced by SG0 on the feedback multiplexer.

PALCE16V8 Macrocell

3=53

PALCE16V8 Family

Configuration Options

Each macrocell can be configured as one of the following: registered output, combinatorial output, combinatorial I/O, or dedicated input. In the registered output configuration, the output buffer is enabled by the \overline{OE} pin. In the combinatorial configuration, the buffer is either controlled by a product term or always enabled. In the dedicated input configuration, it is always disabled. With the exception of MCo and MCr, a macrocell configured as a dedicated input derives the input signal from an adjacent I/O. MCo derives its input from pin 11 (\overline{OE}) and MCr from pin 1 (CLK).

The macrocell configurations are controlled by the configuration control word. It contains 2 global bits (SG0 and SG1) and 16 local bits (SL00 through SL07 and SL10 through SL17). SG0 determines whether registers will be allowed. SG1 determines whether the PALCE16V8 will emulate a PAL16R8 family or a PAL10H8 family device. Within each macrocell, SL0x, in conjunction with SG1, selects the configuration of the macrocell, and SL1x sets the output as either active low or active high for the individual macrocell.

The configuration bits work by acting as control inputs for the multiplexers in the macrocell. There are four multiplexers: a product term input, an enable select, an output select, and a feedback select multiplexer. SG1 and SL0x are the control signals for all four multiplexers. In MCo and MC7, SG0 replaces SG1 on the feedback multiplexer. This accommodates CLK being the adjacent pin for MC7 and \overline{OE} the adjacent pin for MCo.

Registered Output Configuration

The control bit settings are SG0 = 0, SG1 = 1 and SL0x = 0. There is only one registered configuration. All eight product terms are available as inputs to the OR gate. Data polarity is determined by SL1x. The flip-flop is loaded on the LOW-to-HIGH transition of CLK. The feedback path is from \overline{Q} on the register. The output buffer is enabled by \overline{OE} .

Combinatorial Configurations

The PALCE16V8 has three combinatorial output configurations: dedicated output in a non-registered device, I/O in a non-registered device and I/O in a registered device.

Dedicated Output in a Non-Registered Device

The control bit settings are SG0 = 1, SG1 = 0 and SL0_x = 0. All eight product terms are available to the OR gate. Although the macrocell is a dedicated output, the feedback is used, with the exception of pins 15 and 16. Pins 15 and 16 do not use feedback in this mode. Because CLK and \overline{OE} are not used in a non-registered device, pins 1 and 11 are available as input signals. Pin 1 will

use the feedback path of MC₇ and pin 11 will use the feedback path of MC₀.

Combinatorial I/O in a Non-Registered Device

The control bit settings are SG0 = 1, SG1 = 1, and $SL0_x = 1$. Only seven product terms are available to the OR gate. The eighth product term is used to enable the output buffer. The signal at the I/O pin is fed back to the AND array via the feedback multiplexer. This allows the pin to be used as an input.

Because CLK and $\overline{\text{OE}}$ are not used in a non-registered device, pins 1 and 11 are available as inputs. Pin 1 will use the feedback path of MC₇ and pin 11 will use the feedback path of MC₀.

Combinatorial I/O in a Registered Device

The control bit settings are SG0 = 0, SG1 = 1 and SL0_x = 1. Only seven product terms are available to the OR gate. The eighth product term is used as the output enable. The feedback signal is the corresponding I/O signal.

Dedicated Input Configuration

The control bit settings are SG0 = 1, SG1 = 0 and SL0_x = 1. The output buffer is disabled. Except for MC₀ and MC₇ the feedback signal is an adjacent I/O. For MC₀ and MC₇ the feedback signals are pins 1 and 11. These configurations are summarized in Table 1 and illustrated in Figure 2.

Table 1. Macrocell Configuration


_	rabie it indereden oornigaration					
SG0	SG1	SL0x	Cell Configuration	Devices Emulated		
	Device Uses Registers					
0 1 0 Registered Output PAL16R8, 16R6, 16R4						
0	1	1	Combinatorial I/O	PAL16R6, 16R4		
	Device Uses No Registers					
1	0	0	Combinatorial Output	PAL10H8, 12H6, 14H4, 16H2, 10L8,		
1	0	1	Input	12L6, 14L4, 16L2 PAL12H6, 14H4, 16H2, 12L6, 14L4, 16L2		
1	1	1	Combinatorial I/O	PAL16L8		

Programmable Output Polarity

The polarity of each macrocell can be active-high or active-low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing" efforts.

Selection is through a programmable bit SL1_x which controls an exclusive-OR gate at the output of the AND/ OR logic. The output is active high if SL1_x is 1 and active low if SL1_x is 0.


PALCE16V8 Family




Registered Active Low

Registered Active High

 \sim




Combinatorial I/O Active Low



Combinatorial Output Active Low

Notes:

- 1. Feedback is not available on pins 15 and 16 in the combinatorial output mode.
- 2. This configuration is not available on pins 15 and 16.



Combinatorial I/O Active High

Combinatorial Output Active High




Figure 2. Macrocell Configurations



PALCE16V8 Family

Power-Up Reset

All flip-flops power up to a logic LOW for predictable system initialization. Outputs of the PALCE16V8 will depend on whether they are selected as registered or combinatorial. If registered is selected, the output will be HIGH. If combinatorial is selected, the output will be a function of the logic.

Register Preload

The register on the PALCE16V8 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Security Bit

A security bit is provided on the PALCE16V8 as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback and verification of the programmed pattern by a device programmer, securing proprietary designs from competitors. The bit can only be erased in conjunction with the array during an erase cycle.

Electronic Signature Word

An electronic signature word is provided in the PALCE16V8 device. It consists of 64 bits of programmable memory that can contain user-defined data. The signature data is always available to the user independent of the security bit.

Programming and Erasing

The PALCE16V8 can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.

Quality and Testability


The PALCE16V8 offers a very high level of built-in quality. The erasability of the device provides a direct means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

Technology

The high-speed PALCE16V8 is fabricated with AMD's advanced electrically erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with TTL devices. This technology provides strong input clamp diodes, output slew-rate control, and a grounded substrate for clean switching.

PALCE16V8 Family






2-56

PALCE16V8 Family





PALCE16V8 Family

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 1.0 V
DC Output or I/O
Pin Voltage0.5 V to Vcc + 1.0 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } +75^{\circ}C) \dots 100 \text{ mA}$

OPERATING RANGES

Commercial (C) Devices

Temperature (TA) Operating in Free Air 0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground +4.75 V to +5.25 V

Operating Ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Мах	Unit
Voн	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL Vcc = Min	2.4		V
Vol	Output LOW Voltage	IoL = 24 mA VIN = VIH or VIL Vcc = Min		0.5	v
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
lн	Input HIGH Leakage Current	VIN = 5.5 V, Vcc = Max (Note 2)		10	μA
lır.	Input LOW Leakage Current	VIN = 0 V, VCC = Max (Note 2)		-100	μΑ
lozн	Off-State Output Leakage Current HIGH	V _{OUT} = 5.5 V, V _{CC} = Max, V _{IN} = V _{IL} or V _I H (Note 2)		10	μA
lozl	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max ViN = ViL or ViH (Note 2)		-100	μΑ
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30	-150	mA
lcc (Dynamic)	Supply Current	Outputs Open, (lour = 0 mA), Vcc = Max, f = 25 MHz		115	mA

Notes:

1. These are absolute values with respect to the device ground and all overshoots due to system and tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be tested at a time. Duration of the short-circuit test should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

PALCE16V8H-7 (Com'l)

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C	5	рF
COUT	Output Capacitance	Vout = 2.0 V	VCC = 5.0 V, IA = 25°C f = 1 MHz	8	рF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter D	escription	Min (Note 5)	Мах	Unit	
' tPD	Input or Feedback to Combinatorial Output		8 Outputs Switching	3	7.5	ns
			1 Output Switching	3	7	ns
ts	Setup Time fr	om Input or Feedback		5		ns
tн	Hold Time			0		ns
tco	Clock to Outp	tput		1	5	ns
tskewr	Skew Betwee	Registered Outputs (Note 4)			1	ns
twL		LOW		4		ns
twн	Clock Width HIGH			4		ns
	Maximum	External Feedback	1/(ts + tco)	100		MHz
fmax	Frequency	Internal Feedback (fCNT)	· · · · · · · · · · · · · · · · · · ·	125		MHz
	(Note 3)	No Feedback	1/(twH + twL)	125		MHz
tezx	OE to Output	OE to Output Enable		1	6	ns
t PXA	OE to Output	OE to Output Disable		1	6	ns
tEA	Input to Output Enable Using Product Term Control		3	9	ns	
tER	Input to Outpu	Input to Output Disable Using Product Term Control		3	9	ns

Notes:

2. See Switching Test Circuit for test conditions.

3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

4. Skew testing takes into account pattern and switching direction differences between outputs that have equal loading.

Output delay minimums for tPD tCD tPDX tPX tEA and tER are defined under best case conditions. Future process improvements
may alter these values therefore, minimum values are recommended for simulation purposes only.

PALCE16V8H-7 (Com'I)

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = 0^{\circ}C \text{ to } 75^{\circ}C) \dots 100 \text{ mA}$

OPERATING RANGES

Commercial (C) Devices

Temperature (T _A) Operating	
in Free Air	0°C to +75°C

Supply Voltage (Vcc) with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise	>
specified	

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Voн	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL Vcc = Min	2.4		v
Vol	Output LOW Voltage	I _{OL} = 24 mA VIN = VIH or VIL Vcc = Min		0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
lн	Input HIGH Leakage Current	VIN = 5.25 V, Vcc = Max (Note 2)		10	μΑ
lı.	Input LOW Leakage Current	VIN = 0 V, Vcc = Max (Note 2)		-100	μΑ
lozh	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max VIN = VIH or VIL (Note 2)		10	μA
Iozl	Off-State Output Leakage Current LOW	V _{OUT} = 0 V, V _{CC} = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		-100	μΑ
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30	-150	mA
lcc	Supply Current (Dynamic)	Outputs Open (lout = 0 mA) Vcc = Max, f = 15 MHz		55	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

PALCE16V8Q-10 (Com'l)

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Descriptions	Test Condition	IS	Тур	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C,	5	pF
Cour	Output Capacitance	Vout = 2.0 V	f = 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Descr	Parameter Description				Unit
tPD	Input or Feedback	to Combinatorial Output		3	10	ns
ts	Setup Time from I	nput or Feedback to Clock		7.5		ns
tH	Hold Time			0		ns
tco	Clock to Output			3	7.5	ns
twL		LOW		6		ns
twn	Clock Width	K Width HIGH		6		ns
	Maximum	External Feedback	1/(ts+tco)	66.7		MHz
fmax	Frequency	Internal Feedback (fcnt)		71.4		MHz
	(Note 3)	No Feedback	1/(twH+twL)	83.3		MHz
tezx	OE to Output Enab	ble		2	10	ns
tPXZ	OE to Output Disable		2	10	ns	
tEA	Input to Output En	able Using Product Term Contro	bl	3	10	ns
ter	Input to Output Dis	able Using Product Term Contr	ol	3	10	ns

Notes:

2. See Switching Test Circuit for test conditions.

3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

 Output delay minimums for tPD, tCQ, tP2x tPxz tEA and tER are defined under best case conditions. Future process improvements may alter these values therefore, minimum values are recommended for simulation purposes only.

PALCE16V8Q-10 (Com'l)

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage0.5 V to Vcc + 0.5 V
Static Discharge Voltage 2001 V
Latchup Current
$(T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \dots 100 \text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Temperature (T _A) Operating in Free Air 0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground
Industrial (I) Devices
Temperature (TA) Operating in Free Air
Supply Voltage (Vcc) with Respect to Ground
Operating ranges define those limits between which the func-

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Vон	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min$		2,4		V
Vol	Output LOW Voltage	IoL = 24 mA VIN = VIH or VIL Vcc = Min			0.5	۷
Vih	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)				
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	v	
lн	Input HIGH Leakage Current	V _{IN} = 5.25 V, Vcc = Max (Note 2)	V _{IN} = 5.25 V, V _{CC} = Max (Note 2)			μA
lıL.	Input LOW Leakage Current	VIN = 0 V, Vcc = Max (Note 2)	VIN = 0 V, Vcc = Max (Note 2)		-100	μA
lozh	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max VIN = VIH or VIL (Note 2)				
lozl	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max VIN = VIH or VIL (Note 2)				μΑ
lsc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	Vour = 0.5 V, Vcc = Max (Note 3)		-150	mA
lcc	Commercial Supply Current	Outputs Open (lout = 0 mA)			90	mA
(Dynamic)		Vcc = Max, f = 15 MHz	Q		55	
lcc	Industrial Supply Current	Outputs Open (Iout = 0 mA)	Н		130	mA
(Dynamic)		Vcc = Max, f = 15 MHz	Q		65	

DC CHARACTERISTICS over COMMERCIAL and INDUSTRIAL operating ranges

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

2-66

PALCE16V8H-15/25, Q-15/25 (Com'l, Ind), Q-20 (Ind)

CAPACITANCE (Note 1)

.

Parameter Symbol	Parameter Descriptions	Test Conditions	3	Тур	Unit
CiN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C,	5	pF
COUT	Output Capacitance	Vout = 2.0 V	f ≖ 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL and INDUSTRIAL operating ranges (Note 2)

Parameter				-	15	-2	20	-2	25	
Symbol	Parameter Desc	ription		Min	Мах	Min	Max	Min	Max	Unit
tPD	Input or Feedbac	ck to Combinatorial Outp	ut		15		20		25	ns
ts	Setup Time from	Input or Feedback to Cl	ock	12		13		15		ns
tн	Hold Time			0		0		0		ns
tco	Clock to Output				10		11		12	ns
twL	Clock Width	LOW		8		10		12		ns
twн		HIGH		8		10		12		ns
	Maximum	External Feedback	1/(ts+tco)	45.5		41.6		37		MHz
fmax	Frequency (Note 3)	Internal Feedback	(fcnt)	50		45.4		40		MHz
	(NOLE 3)	No Feedback	1/(tw++twL)	62.5		50.0		41.6		MHz
tPZX	OE to Output En	able		·	15		18		20	ns
texz	OE to Output Dis	E to Output Disable			15		18		20	ns
tEA	Input to Output E	out to Output Enable Using Product Term Control			15		18		20	ns
tER	Input to Output E	isable Using Product Te	rm Control		15		18		20	ns

Notes:

2. See Switching Test Circuit for test conditions.

3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

PALCE16V8H-15/25, Q-15/25 (Com'l, Ind), Q-20 (Ind)

ABSOLUTE MAXIMUM RATINGS

Storage Temperature
with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage $\dots -0.5$ V to Vcc $+ 0.5$ V
DC Output or I/O
Pin Voltage
Latchup Current
(T _A = 0°C to 75°C) 100 mA

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES Commercial (C) Devices

Ambient Temperature (TA) Operating in Free Air 0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground
Industrial (I) Devices
Operating Case Temperature (Tc)
Supply Voltage (Vcc) with Respect to Ground

Operating ranges define those limits between which the functionality of the device is guaranteed.

Parameter Symbol	Parameter Description	Test Conditions		Min	Max	Unit
Voн	Output HIGH Voltage	VIN = VIH or VIL	l _{он} = 6 mA	3.84		V
		Vcc = Min	Іон = 20 μА	Vcc - 0.1 V		V
Vol	Output LOW Voltage	VIN = VIH or VIL	1 _{0L} = 24 mA		0.5	V
		Vcc = Min	l _{OL} ≖ 6 mA		0.33	V
	1		loL = 20 μA		0.1	V
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Notes 1 and 2)		2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Notes 1 and 2)			0.9	v
lн	Input HIGH Leakage Current	VIN = VCC, VCC = Max (Note 3)	VIN = VCC, VCC = Max (Note 3)		10	μΑ
lı.	Input LOW Leakage Current	VIN = 0 V, Vcc = Max (Note 3)			-10	μΑ
ЮΖН	Off-State Output Leakage Current HIGH	Vout = Vcc, Vcc = Max Vin = ViH or ViL (Note 3)			10	μA
lozl	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max Vin = ViH or ViL (Note 3)			-10	μA
lsc	Output Short-Circuit Current	Vout = 0.5 V Vcc = Max (N	lote 4)	-30	-150	m A
lcc	Supply Current	Outputs Open (lout = 0 mA)	f ≖ 0 MHz		15	μΑ
.50		Vcc = Max	f = 25 MHz		90	mA

DC CHARACTERISTICS over COMMERCIAL and INDUSTRIAL operating ranges

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. Represents the worst case of HC and HCT standards, allowing compatibility with either.

3. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

PALCE16V8Z-25 (Com'l, Ind)

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Condition		Тур	Unit
CIN	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C.	5	pF
COUT	Output Capacitance	VOUT = 2.0 V	f = 1 MHz	8	۹۲ F

Note:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL and INDUSTRIAL operating ranges (Note 2)

Parameter Symbol	Parameter Descript	tion		Min	Max	Unit
tPD	Input or Feedback to	Combinatorial Output	(Note 3)		25	ns
ts	Setup Time from Inp	ut or Feedback to Cloc	k	20		ns
tн	Hold Time	* <u>* * * * * * * * * * * * * * * * * * </u>		0		ns
tco	Clock to Output			<u>~</u>	10	ns
twL		LOW	······································	8	- 10	ns
twn	Clock Width	HIGH		8		ns
	Maximum	External Feedba	ck 1/(ts+tco)	33.3		MHz
fmax	Frequency	Internal Feedbac	k (fcnt)	50		MHz
	(Note 4)	No Feedback	1/(ts+tH)	50		MHz
tpzx	OE to Output Enable				25	ns
tPXZ	OE to Output Disable			25	ns	
tEA	Input to Output Enab	Input to Output Enable Using Product Term Control			25	ns
tER		ole Using Product Term			25	ns


Notes:

2. See Switching Test Circuit for test conditions.

3. This parameter is tested in Standby Mode. When the device is not in Standby Mode, the tPD will typically be 2 ns faster.


4. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where frequency may be affected.

PALCE16V8Z-25 (Com'l, Ind)












Notes:

- 1. VT = 1.5 V for input signals and Vcc/2 for output signals.
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns 5 ns typical.

2-112


PALCE16V8Z Family

KEY TO SWITCHING WAVEFORMS



KS000010-PAL


SWITCHING TEST CIRCUIT




Specification	S ₁	S2	CL	R ₁	R2	Measured Output Value
tpd, tco	Closed	Closed				Vcc/2
tPZX, tEA	$Z \rightarrow H: Open$ $Z \rightarrow L: Closed$	$Z \rightarrow H$: Closed $Z \rightarrow L$: Open	30 pF	820 Ω	820 Ω	V _{cc} /2
tpxz, ten	$H \rightarrow Z$: Open L $\rightarrow Z$: Closed	H → Z: Closed L → Z: Open	5 pF			H → Z: V _{OH} – 0.5 V L → Z: V _{OL} + 0.5 V

PALCE16V8Z Family

TYPICAL Icc CHARACTERISTICS FOR THE PALCE16V8Z-12/15 $V_{cc} = 5.0 V, T_A = 25^{\circ}C$






Icc vs. Frequency Graph for the PALCE16V8Z-12/15


The selected "typical" pattern utilized 50% of the device resources. Half of the macrocells were programmed as registered, and the other half were programmed as combinatorial. Half of the available product terms were used for each macrocell. On any vector, half of the outputs were switching.

By utilizing 50% of the device, a midpoint is defined for Icc. From this midpoint, a designer may scale the Icc graphs up or down to estimate the Icc requirements for a particular design.

2-114

PALCE16V8Z-12/15





Icc vs. Frequency Graph for the PALCE16V8Z-25

The selected "typical" pattern utilized 50% of the device resources. Half of the macrocells were programmed as registered, and the other half were programmed as combinatorial. Half of the available product terms were used for each macrocell. On any vector, half of the outputs were switching.

By utilizing 50% of the device, a midpoint is defined for lcc. From this midpoint, a designer may scale the lcc graphs up or down to estimate the lcc requirements for a particular design.

PALCE16V8Z-25

ENDURANCE CHARACTERISTICS

The PALCE16V8Z is manufactured using AMD's advanced Electrically Erasable process. This technology uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed – a feature which allows 100% testing at the factory.


Endurance Characteristics

Symbol	Parameter	Test Conditions	Min	Unit
tDR	Min Pattern Data Retention Time	Max Storage Temperature	10	Years
		Max Operating Temperature	20	Years
N	Min Reprogramming Cycles	Normal Programming Conditions	100	Cycles

ROBUSTNESS FEATURES

The PALCE16V8Z has some unique features that make it extremely robust, especially when operating in highspeed design environments. Input clamping circuitry limits negative overshoot, eliminating the possibility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns.

INPUT/OUTPUT EQUIVALENT SCHEMATICS



2-116


PALCE16V8Z Family

POWER-UP RESET

The PALCE16V8Z has been designed with the capability to reset during system power-up. Following powerup, all flip-flops will be reset to LOW. The output state will be HIGH independent of the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways Vcc can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

- The Vcc rise must be monotonic.
- Following reset, the clock Input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Descriptions	Min	Max	Unit
tPR	Power-Up Reset Time		1000	ns
ts	Input or Feedback Setup Time	See Switch	ning Characte	ristics
twL	Clock Width LOW		ing onaracte	31151103



13061C-17

PALCE16V8Z Family

TYPICAL THERMAL CHARACTERISTICS

Measured at 25°C ambient. These parameters are not tested.

PALCE16V8Z-25

Parameter			Тур		
Symbol	Parameter Description	PDIP	PLCC	Unit	
θjc	Thermal impedance, junction to case		20	19	°C/W
θja	Thermal impedance, junction to ambient		65	57	°C/W
	Thermal impedance, junction to ambient with air flow	200 lfpm air	58	41	°C/W
		400 lfpm air	51	37	°C/W
		600 lfpm air	47	35	•C/W
		800 lfpm air	44	33	°C/W

Plastic 0jc Considerations

The data listed for plastic θ care for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the θ cmeasurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore, θ c tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

PALCE16V8Z-25

AMD

DATA SHEET REVISION SUMMARY FOR PALCE16V8Z Family

Distinctive Characteristics

Changed zero-power CMOS technology bullet to include -12/15 ns propagation delay.

Switching Waveforms

Changed Note 1 to $\ V_T$ = 1.5 V for input signals and Vcc/2 for output signals

Switching Test Circuit Changed voltage of circuit from 5 V to Vcc.

Changed Measured Output Value of Table from 2.5 V to $V_{CC}/2$

PALCE16V8Z Family